Table of Contents
Advertisement
USART Registers: UART Mode
IE1, Interrupt Enable Register 1
7
6
UTXIE0 †
URXIE0 †
rw−0
rw−0
†
UTXIE0
Bit 7
USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.
0
1
†
URXIE0
Bit 6
USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt.
0
1
Bits
These bits may be used by other modules. See device-specific datasheet.
5-0
† Does not apply to MSP430x12xx devices. See IE2 for the MSP430x12xx USART0 interrupt enable bits
IE2, Interrupt Enable Register 2
7
6
Bits
These bits may be used by other modules. See device-specific datasheet.
7-6
UTXIE1
Bit 5
USART1 transmit interrupt enable. This bit enables the UTXIFG1 interrupt.
0
1
URXIE1
Bit 4
USART1 receive interrupt enable. This bit enables the URXIFG1 interrupt.
0
1
Bits
These bits may be used by other modules. See device-specific datasheet.
3-2
‡
UTXIE0
Bit 1
USART0 transmit interrupt enable. This bit enables the UTXIFG0 interrupt.
0
1
‡
URXIE0
Bit 0
USART0 receive interrupt enable. This bit enables the URXIFG0 interrupt.
0
1
‡ MSP430x12xx devices only
13-28
USART Peripheral Interface, UART Mode
5
4
Interrupt not enabled
Interrupt enabled
Interrupt not enabled
Interrupt enabled
5
4
UTXIE1
URXIE1
rw−0
rw−0
Interrupt not enabled
Interrupt enabled
Interrupt not enabled
Interrupt enabled
Interrupt not enabled
Interrupt enabled
Interrupt not enabled
Interrupt enabled
3
2
1
3
2
1
UTXIE0 ‡
rw−0
0
0
URXIE0 ‡
rw−0
Advertisement
Table of Contents
