Mitsubishi MELSEC Q Series Programming Manual page 329

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

6.4.9
16-bit and 32-bit data exchanges (XCH(P),DXCH(P))
XCH(P),DXCH(P)
XCH, DXCH
XCHP, DXCHP
Setting
Data
D1
D2
Function
XCH
(1) Conducts 16-bit data exchange between
Before execution
After execution
DXCH
(1) Conducts 32-bit data exchange between
Before execution
After execution
Command
Command
,
: Head number of the devices where the data to be exchanged is stored (BIN 16/32 bits)
D1
D2
Internal Devices
R, ZR
Bit
Word
D1
b15
b8
b7
0
1
1
1
0
0
0 0
0 0 0 0 0 1 1 1
D1
b15
b8
b7
1
1
1
1
0
0
0 0
1 1 1 1 0 0 0 0
+1
D1
D1
b31
b16
b15
1
1
1
1
0
0 0
1 1 1
0 0 0 0
+1
D1
D1
b31
b16
b15
0
0
0
0
1
1 1
1 1 1
1 1 1 1
High
Basic
performance
indicates an instruction symbol of XCH, DXCH.
P
J
\
U
\G
Bit
Word
and
.
D1
D2
D2
b0
b15
b8
b7
1
1
1
1
0
0
0 0
1 1 1 1 0 0 0 0
D2
b0
b15
b8
b7
0
1
1
1
0
0
0 0
0 0 0 0 0 1 1 1
+1,
and
+1,
D1
D1
D2
D2
+1
D2
b0
b31
b16
b15
0
0
0
0
1
1 1
1 1 1
+1
D2
b0
b31
b16
b15
1
1
1
1
0
0 0
1 1 1
XCH(P),DXCH(P)
Process
Redundant Universal
LCPU
D1
D2
D1
D2
Zn
Constants
Other
––
––
b0
b0
.
D2
b0
1 1 1 1
D2
b0
0 0 0 0
6-127
1
2
3
4
4
6
7
8

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents