Mitsubishi MELSEC Q Series Programming Manual page 187

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

(2) When word device bit designation is used
(a) Shifts to a bit in the device designated by
the one designated by
For example, if D0.5 (bit 5 [b5] of D0) has been designated by the SFT instruction, when
the SFT instruction is executed, it will shift the 1/0 status of b4 of D0 to b5, and turn b4
to 0.
Operation Error
(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error
code is stored into SD0.
• The device specified by
(For the Universal model QCPU and LCPU only.)
the 1/0 status of the bit immediately prior to
D
, and turns the prior bit to 0.
D
b15
to
Before the
0
1
0 0 1 0 0 0 1 1 0 1 0 0 0 1
execution of shift
D0
After the
0
1
0 0 1 0 0 0 1 1 1 0 0 0 0 1
execution of shift
exceeds the range of the corresponding device.
D
SFT(P)
b5
b4
to b0
0
(Error code: 4101)
1
2
3
4
5
6
7
8
5-45

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents