Mitsubishi MELSEC Q Series Programming Manual page 538

Common instruction 1/2
Hide thumbs Also See for MELSEC Q Series:
Table of Contents

Advertisement

TO(P),DTO(P)
Program Example
(1) The following program sets the CH1 and CH2 of the Q68ADV mounted at the I/O numbers
040 to 04F to the "A/D conversion" mode, when X0 is turned ON.
(Writes 3 into the buffer memory address 0.)
[Ladder Mode]
(2) The following program sets the X-axis current value of the AD71 mounted at I/O numbers
040 to 05F to 0 when X0 is turned ON. (Writes 0 to addresses 41, 42 of the buffer memory.)
[Ladder Mode]
Remark
7-164
1. The value of n1 is specified by the upper 3 digits of hexadecimal 4-digit
representation of the head I/O number of the slot in which an intelligent
function module is mounted.
QCPU
Power
supply
CPU
QX10 QX10
QX10 QX10
module
0000
0010
0020
H
H
LCPU
CPU module
(L26CPU-BT)
Power
supply
CPU Built-in
Built-in
LX40
module
I/0
CC-Link
C6
0000
0010
0030
H
H
2. QCPU and LCPU establishe the automatic interlock of the TO/DTO
instructions.
[List Mode]
Step
Instruction
[List Mode]
Step
Instruction
Q68
QY41
QY10 QY10
ADV
P
0030
0040
0050
0070
0080
H
H
H
H
H
Specify the head I/O number to be read
by K4 or H4.
LX40
LX40
LX40
L60
LY10
C6
C6
C6
AD4
0040
0050
0060
0070
0090
H
H
H
H
H
Specify the head I/O number to be read
by K6 or H6.
Device
Device
Head I/O number configured in
H
the I/O assignment setting
LY10
LY10
R2
R2
R2
00A0
00B0
Head I/O number
H
H
H
configured in the
I/O assignment
setting

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Melsec l series

Table of Contents