82870P2 (P64H2); Pci/Pci-X Design Guidelines; Pci/Pci-X Frequencies - Intel Xeon Design Manual

Processor with 512 kb l2 cache and intel e7500 chipset platform
Hide thumbs Also See for Xeon:
Table of Contents

Advertisement

®
Intel

82870P2 (P64H2)

The 82870P2 (P64H2) is a peripheral chip that performs PCI/PCI-X bridging functions between
Hub Interface and the PCI bus. The P64H2 is an integral part of the E7500 chipset, bridging the
MCH and the PCI/PCI-X bus. On the primary bus, the P64H2 utilizes a 16-bit data bus to interface
with the Hub Interface 2.0, and on the secondary bus, it supports two 64-bit PCI bus segments.
Either of the secondary PCI/PCI-X bus interfaces can be configured to operate in PCI or PCI-X
mode. Each PCI/PCI-X interface contains an I/OxAPIC with 24 interrupts and a hot plug controller
that supports each PCI/PCI-X bus segment.
8.1

PCI/PCI-X Design Guidelines

The P64H2 contains two PCI/PCI-X Interfaces. The PCI Interface has a 33/66 MHz bus speed, and
the PCI-X interface has a 66/100/133 MHz bus speed (see
Table 8-1. PCI/PCI-X Frequencies
Frequency
33 MHz
66 MHz
Frequency
66 MHz
100 MHz
133 MHz
NOTE: Frequencies specified are not the only ones supported, rather the maximum allowed in the
configuration.
Intel simulated the PCI/PCI-X bus topologies shown in
platform implements a PCI/PCI-X topology not found in the following sections, it is the
responsibility of the system designer to ensure the system meets the specified timings. The
recommended lengths specified are not intended to replace thorough system simulations and
validation.
Design Guide
PCI
Maximum Slots
6
2
PCI-X
Maximum Slots
4
2
1
®
Intel
Table
8-1).
Voltage
3.3 V, 5 V
3.3 V
Voltage
3.3 V
3.3 V
3.3 V
Section 8.1.1
and
Section
82870P2 (P64H2)
8
8.1.2. If a
93

Advertisement

Table of Contents
loading

Table of Contents