Table of Contents
Advertisement
8
7
D
High Nibble
Low Nibble
High Nibble
Check Bits
Check Bits
Data Group 7
C
C1143
0.1UF
C1144
0.1UF
C1145
0.1UF
VREF_DDR_MCH
13,62
B
A
8
7
6
Low Nibble
High Nibble
Low Nibble
High Nibble
Low Nibble
Data Group 7
Data Group 6
Data Group 6
Data Group 5
Data Group 5
MCH DDR A
Voltage Ref
Command Clock
MCH DDR Channel A
6
5
4
High Nibble
Low Nibble
High Nibble
Low Nibble
Data Group 4
Data Group 4
Data Group 3
Data Group 3
Data Group 2
Chip Select
R115
6.81
5
4
3
2
High Nibble
Low Nibble
High Nibble
Low Nibble
High Nibble
Data Group 2
Data Group 1
Data Group 1
Data Group 0
Address Bus
TITLE:
INTEL(R) E7500 CHIPSET CUSTOMER REFERENCE SCHEMATICS
Platform Apps Engineering
R
1900 Prairie City Road
Folsom, California 095630
3
2
1
D
Low Nibble
Data Group 0
C
B
A
SHEET
LAST REVISED:
12
03/04/02
1
Advertisement
Table of Contents
