Pci Express Connector With Lai Connector Routing (Ep80579 Transmit) - Intel EP80579 Manual

Integrated processor product line
Hide thumbs Also See for EP80579:
Table of Contents

Advertisement

• L3 and L4 are the logic analyzer connector breakout regions on each side of the
connector.
• L5 is from the logic analyzer connector breakout region to the PCI Express
connector.
• LT is the main routing section that is from the EP80579 pin to the PCI Express
connector.
Table 51.

PCI Express Connector with LAI Connector Routing (EP80579 Transmit)

Signal Group
Reference Plane
Layer Assignment
Characteristic Trace Impedance (Zo)
Nominal Trace Width
Nominal Trace Spacing within a pair from
edge to edge
Nominal Trace Spacing from edge of one
differential pair to edge of another
differential pair
Trace Length L1, L1'– EP80579 Breakout
region and to AC CAP via
Trace Length L2, L2' – AC CAP via to logic
analyzer breakout region.
Trace Length L3, L3' – Logic analyzer
breakout region.
Trace Length L4, L4' – Logic analyzer
breakout region.
Trace Length L5, L5' – Logic analyzer
breakout region to PCI Express connector.
Trace Length LT– EP80579 pin to PCI
Express connector
AC Blocking Capacitor–AC CAP
Length Tuning Requirements
®
Intel
EP80579 Integrated Processor Product Line
Platform Design Guide
143
®
Intel
EP80579 Integrated Processor Product Line—PCI Express* Interface
Parameter
PEA0_Tn[7:0], PEA0_Tp[7:0]
Ground Referenced
Layers 3 or 8 (stripline)
Layers 1 or 10 (microstrip)
90 Ω ±10% (Differential)
4.5 mils (stripline)
4.75 mils (microstrip)
5.5 mils (stripline)
5.25 mils (microstrip)
The greater of:
Min = 0.75 in.
Max = 2.5 in.
Min = 0.5 in.(stripline)
Min = 0.5 in. (microstrip)
Max = 5.5 in.(stripline)
Max = 6.0 in. (microstrip)
Min = 3.5 in. (microstrip)
Max = 0.5 in. (stripline)
Max = 7.0 in. (microstrip)
Max = 0.5 in. (stripline)
Min = 2.5 in. (stripline)
Max = 7.0 in.(stripline)
LT = L1 + L2 +L3 + L4 + L5 (stripline)
LT = L1 + L2 +L3 (microstrip)
0.1 μF
Routing must remain on the same layer.
Maximum number of vias is 6 (stripline) and 4
(microstrip).
LT-LT' = ±5 mils
Routing Guidelines
• 18 mils or 3x dielectric thickness (stripline)
• 20 mils or 3x dielectric thickness
(microstrip)
Figure
-
-
-
-
Figure 87
Figure 88
Figure 87
Figure 88
Figure 87
Figure 88
Figure 92
Figure 92
Figure 92
Figure 92
Figure 92
Figure 92
Figure 92
Figure 92
May 2010
Order Number: 320068-005US

Advertisement

Table of Contents
loading

Table of Contents