Intel EP80579 Manual page 304

Integrated processor product line
Hide thumbs Also See for EP80579:
Table of Contents

Advertisement

Schematics Checklist—Intel
Table 100.
Schematic Checklist (Sheet 21 of 26)
Checklist Items
EESK
GBE_PME_WAKE
GBE_AUX_PWR_GOOD
3-Port Time Division Multiplexing (TDM) Interface
Note:
Certain EP80579 SKUs may not contain this feature. Feature must be enabled with EP80579 software. See
EP80579 "SKU Features" in the EP80579 Software Documentation for detailed information.
Rx_CLK[2:0],
Rx_FRAME[2:0],
Rx_DATA_IN[2:0],
Tx_CLK[2:0],
Tx_FRAME[2:0],
Tx_DATA_OUT[2:0]
Local Expansion Bus (LEB) Interface
EX_ALE
®
Intel
EP80579 Integrated Processor Product Line
Order Number: 320068-005US
®
EP80579 Integrated Processor Product Line
I/O Type
Recommendations
(Default)
• Connect to EEPROM Shift Clock input (SK)
• Connect through a 4.7KΩ ±5% resistor to Ground.
O
Note:
• Can be left as NC when none of GBE ports is connected to an interfacing
device
• Connect to EP80579 PME# Input
OD O
• Pull-up to EP80579 3.3V Standby (VCCPSUS) supply through a 10 KΩ ±5%
resistor
• Connect to Platform GBE_AUX_PWR_GOOD
I
Note:
• Connect to SYS_PWR_OK if standby voltages are not generated.
• Connect appropriately to the
three mezzanine card
connectors.
I/O
• Each connector supports two
TDM (HSS) ports to be
compatible with previous voice
mezzanine cards.
(See
Section 22.3.3
• Address Latch Enable
O
• Used for multiplexed address/
data bus accesses
Comments
Note:
• If an interface is not used or
connected to a device, each
interface signal should be pulled
high through 10 KΩ resistors.
for more details)
• Used in Intel, Motorola, and HSS
multiplexed modes of operation
Note:
• Can be left as no connect (NC)
when the interface is not connected
to an interfacing device or not used
May 2010
304

Advertisement

Table of Contents
loading

Table of Contents