Table of Contents
Advertisement
Incoming noncacheable data fetched by an instruction fetch. When a
detected in such data, an
time the fetched instruction is executed.
Incoming noncacheable data loaded by a load instruction. When the
detected in such data, a
the load instruction is executed.
Incoming cacheable data fetched by an instruction fetch. When the
detected in such data, the target U2 cache line is filled with the marked
and the target I1 cache line is filled with the parity error data. The
instruction_access_error
described in Handling of an I1 Cache Data Error on page 190.
Incoming cacheable data accessed by a load or store instruction. When the
detected in such data, the target U2 cache line and the target D1 cache line are
filled with the marked
store instruction (excluding doubleword store) is executed, as described in Marked
Uncorrectable Error in D1 Cache Data on page 191.
UE in Outgoing Data to Extended UPA Data Bus
At the time data is sent to the extended UPA bus, a SPARC64 V processor handles a
in data outgoing data, as follows:
UE
Marked
detects such data, the processor transfers the data without modification and does
not report the error to software on the processor.
Raw
detects such data, the processor applies error marking to the outgoing data. The
data is changed to marked
processor causing error. The marked
Note – The destination always receives marked
in outgoing data from the processor to the extended UPA data bus, as described
UE
above.
Finally, the treatment of an uncorrectable error (
UPA bus depends on whether the access was to cacheable or noncacheable data, as
follows:
Outgoing noncacheable data with
data, no error is reported on the source processor but error reporting from the
destination UPA port is expected.
Outgoing cacheable data with
the processor transfers the marked
When the marked
reported to software.
Release 1.0, 1 July 2002
instruction_access_error
data_access_error
is detected when the fetched instruction is executed, as
data. The
UE
in outgoing data to the extended UPA data bus. When the processor
UE
in outgoing data to the extended UPA data bus. When the processor
UE
data is used by a processor or a channel, the error will be
UE
with marked
with marked
data_access_error
with ERROR_MARK_ID = ASI_EIDR, indicating the
UE
data is then transferred to the destination.
UE
data for both marked
UE
) in outgoing data to the extended
UE
detected. When a
UE
detected. When a
UE
data to the destination memory or cache.
UE
UE
is detected at the
UE
UE
is detected at the time
UE
UE
is detected when the load or
UE
is detected in such
UE
is detected in such data,
UE
F. Chapter P
Error Handling
is
is
is
data
UE
is
UE
and raw
199
Advertisement
Table of Contents
