Fujitsu SPARC JPS1 Implementation Supplement Manual page 87

TABLE C-1
Nbr
206
207
208
209
210
211
212
213
214
215
216
217
76 SPARC JPS1 Implementation Supplement: Fujitsu SPARC64 V • Release 1.0, 1 July 2002
SPARC64 V Implementation Dependencies (7 of 11)
SPARC64 V Implementation Notes
SHUTDOWN instruction
In privileged mode the SHUTDOWN instruction executes as a NOP in
SPARC64 V
.
PCR register bits 47:32, 26:17, and bit 3
SPARC64 V
uses these bits for the following purposes:
• Bits 47:32 for set/clear/show status of overflow (OVF).
• Bit 26 for validity of OVF field (OVRO).
• Bits 24:22 for number of counter pair (NC).
• Bits 20:18 for counter selector (SC).
• Bit 3 for validity of SU/SL field (ULRO).
Other implementation-dependent bits are read as 0 and writes to them are
ignored.
Ordering of errors captured in instruction execution
The order in which errors are captured during instruction execution is
implementation dependent. Ordering can be in program order or in order of
detection.
Software intervention after instruction-induced error
Precision of the trap to signal an instruction-induced error for which
recovery requires software intervention is implementation dependent.
ERROR output signal
The causes and the semantics of ERROR output signal are implementation
dependent.
Error logging registers' information
The information that the error logging registers preserves beyond the reset
induced by an ERROR signal is implementation dependent.
Trap with fatal error
Generation of a trap along with ERROR signal assertion upon detection of a
fatal error is implementation dependent.
AFSR.PRIV
SPARC64 V
does not implement the AFSR.PRIV bit.
Enable/disable control for deferred traps
SPARC64 V
does not implement a control feature for deferred traps.
Error barrier
DONE and RETRY instructions may implicitly provide an error barrier
function as MEMBAR #Sync. Whether DONE and RETRY instructions provide
an error barrier is implementation dependent.
trap precision
data_access_error
data_access_error trap is always precise in
instruction_access_error
trap is always precise in
instruction_access_error
SPARC64 V
trap precision
SPARC64 V
Page
20, 21,
201
.
.
58
—
—
—
—
—
—
—
—
—
—