Xilinx VC707 User Manual page 96

For the virtex-7 fpga
Hide thumbs Also See for VC707:
Table of Contents

Advertisement

Appendix C: Master Constraints File Listing
96
Send Feedback
set_property PACKAGE_PIN W5 [get_ports FMC2_HPC_DP4_M2C_N]
set_property PACKAGE_PIN T4 [get_ports FMC2_HPC_DP5_C2M_P]
set_property PACKAGE_PIN V4 [get_ports FMC2_HPC_DP5_M2C_P]
set_property PACKAGE_PIN T3 [get_ports FMC2_HPC_DP5_C2M_N]
set_property PACKAGE_PIN V3 [get_ports FMC2_HPC_DP5_M2C_N]
set_property PACKAGE_PIN R2 [get_ports FMC2_HPC_DP6_C2M_P]
set_property PACKAGE_PIN U6 [get_ports FMC2_HPC_DP6_M2C_P]
set_property PACKAGE_PIN R1 [get_ports FMC2_HPC_DP6_C2M_N]
set_property PACKAGE_PIN U5 [get_ports FMC2_HPC_DP6_M2C_N]
set_property PACKAGE_PIN P4 [get_ports FMC2_HPC_DP7_C2M_P]
set_property PACKAGE_PIN R6 [get_ports FMC2_HPC_DP7_M2C_P]
set_property PACKAGE_PIN P3 [get_ports FMC2_HPC_DP7_C2M_N]
set_property PACKAGE_PIN R5 [get_ports FMC2_HPC_DP7_M2C_N]
#FMC2 LA
set_property PACKAGE_PIN AD40 [get_ports FMC2_HPC_LA00_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA00_CC_P]
set_property PACKAGE_PIN AD41 [get_ports FMC2_HPC_LA00_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA00_CC_N]
set_property PACKAGE_PIN AF41 [get_ports FMC2_HPC_LA01_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA01_CC_P]
set_property PACKAGE_PIN AG41 [get_ports FMC2_HPC_LA01_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA01_CC_N]
set_property PACKAGE_PIN AK39 [get_ports FMC2_HPC_LA02_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA02_P]
set_property PACKAGE_PIN AL39 [get_ports FMC2_HPC_LA02_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA02_N]
set_property PACKAGE_PIN AJ42 [get_ports FMC2_HPC_LA03_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA03_P]
set_property PACKAGE_PIN AK42 [get_ports FMC2_HPC_LA03_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA03_N]
set_property PACKAGE_PIN AL41 [get_ports FMC2_HPC_LA04_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA04_P]
set_property PACKAGE_PIN AL42 [get_ports FMC2_HPC_LA04_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA04_N]
set_property PACKAGE_PIN AF42 [get_ports FMC2_HPC_LA05_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA05_P]
set_property PACKAGE_PIN AG42 [get_ports FMC2_HPC_LA05_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA05_N]
set_property PACKAGE_PIN AD38 [get_ports FMC2_HPC_LA06_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA06_P]
set_property PACKAGE_PIN AE38 [get_ports FMC2_HPC_LA06_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA06_N]
set_property PACKAGE_PIN AC40 [get_ports FMC2_HPC_LA07_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA07_P]
set_property PACKAGE_PIN AC41 [get_ports FMC2_HPC_LA07_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA07_N]
set_property PACKAGE_PIN AD42 [get_ports FMC2_HPC_LA08_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA08_P]
set_property PACKAGE_PIN AE42 [get_ports FMC2_HPC_LA08_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA08_N]
set_property PACKAGE_PIN AJ38 [get_ports FMC2_HPC_LA09_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA09_P]
set_property PACKAGE_PIN AK38 [get_ports FMC2_HPC_LA09_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA09_N]
set_property PACKAGE_PIN AB41 [get_ports FMC2_HPC_LA10_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA10_P]
set_property PACKAGE_PIN AB42 [get_ports FMC2_HPC_LA10_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA10_N]
www.xilinx.com
VC707 Evaluation Board
UG885 (v1.4) May 12, 2014

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents