Xilinx VC707 User Manual page 34

Chapter 1: VC707 Evaluation Board Features
Table 1-11:
Transceiver Bank
MGT_BANK_115 GTXE2_CHANNEL_X1Y8
MGT_BANK_116 GTXE2_CHANNEL_X1Y12 FMC2 HPC DP4
MGT_BANK_117 GTXE2_CHANNEL_X1Y16 FMC2 HPC DP0
MGT_BANK_118 GTXE2_CHANNEL_X1Y20 FMC1 HPC DP4
MGT_BANK_119 GTXE2_CHANNEL_X1Y24 FMC1 HPC DP0
For more information on the GTX transceivers, see 7 Series FPGAs GTX/GTH Transceivers
User Guide (UG476)
34
Send Feedback
GTX Interface Connections for FPGA U1 (Cont'd)
Net Name
GTXE2_CHANNEL_X1Y9
GTXE2_CHANNEL_X1Y10 PCIe1
GTXE2_CHANNEL_X1Y11 PCIe0
MGTREFCLK0
MGTREFCLK1
GTXE2_CHANNEL_X1Y13 FMC2 HPC DP5
GTXE2_CHANNEL_X1Y14 FMC2 HPC DP6
GTXE2_CHANNEL_X1Y15 FMC2 HPC DP7
MGTREFCLK0
MGTREFCLK1
GTXE2_CHANNEL_X1Y17 FMC2 HPC DP1
GTXE2_CHANNEL_X1Y18 FMC2 HPC DP2
GTXE2_CHANNEL_X1Y19 FMC2 HPC DP3
MGTREFCLK0
MGTREFCLK1
GTXE2_CHANNEL_X1Y21 FMC1 HPC DP5
GTXE2_CHANNEL_X1Y22 FMC1 HPC DP6
GTXE2_CHANNEL_X1Y23 FMC1 HPC DP7
MGTREFCLK0
MGTREFCLK1
GTXE2_CHANNEL_X1Y25 FMC1 HPC DP1
GTXE2_CHANNEL_X1Y26 FMC1 HPC DP3
GTXE2_CHANNEL_X1Y27 FMC1 HPC DP4
MGTREFCLK0
MGTREFCLK1
[Ref 6].
www.xilinx.com
Connections
PCIe3
PCIe2
NC
PCIe_CLK
FMC2 HPC GBT_CLK1
NC
FMC2 HPC GBT_CLK0
NC
FMC1 HPC GBT_CLK1
NC
FMC1 HPC GBT_CLK0
NC
VC707 Evaluation Board
UG885 (v1.4) May 12, 2014