Xilinx VC707 User Manual page 74

Chapter 1: VC707 Evaluation Board Features
Table 1-32
UCD9248 PMBus controller at address 54 (U64).
Table 1-32: Power Rail Specifications for UCD9248 PMBus Controller at Address 54
Rail Rail Schematic
Number Name Rail Name
1 Rail #1 VCCAUX_IO
2 Rail #2 VCC_BRAM
3 Rail #3 MGTVCCAUX
4 Rail #4 VCC1V8_FPGA
Notes:
1. The values defined in these columns are the voltage, current, and temperature thresholds that cause the regulator to shut down if
the value is exceeded.
FPGA Cooling Fan Operation
The FPGA cooling fan control circuit has its PWM signal wired to a dual-use FPGA
Bank 15 pin BA37. After configuration, this pin is expected to be toggled by user-provided
fan speed control IP to control fan speed.
FPGA U1 pin BA37 is alternately an unused BPI flash memory address pin (A28). During
FPGA configuration in BPI mode, the BPI flash memory address lines are driven. The BA37
pin is held low during BPI configuration and thus the fan PWM signal is not active. The
FPGA U1 cooling fan is off during the FPGA BPI configuration process.
After configuration is complete, the dual-use FPGA pin BA37 is available for use by
user-provided fan speed control IP.
References
More information about the power system components used by the VC707 board are
available from the Texas Instruments digital power website
PCIe Form Factor Board TI Power System Cooling
If the power modules on the VC707 board are operating at moderate to high current levels
(due to a customer design), the modules can generate substantial heat, which can cause
them to shut down without warning. The power module shutdown then turns off the
FPGA on the development board. Refer to the Virtex-7 FPGA VC707 Evaluation Kit Master
Answer Record in
74
Send Feedback
defines the voltage and current values for each power rail controlled by the
2 1.8 1.7 0
1 0.9 0.85 0
1.8 1.62 1.53 0
1.8 1.62 1.53 0
Appendix F: References
www.xilinx.com
Shutdown Threshold
5 2 1 2.3
5 9 1 1.15
5 7 1 2.07
5 5 1 2.07
[Ref 24].
for more information.
VC707 Evaluation Board
UG885 (v1.4) May 12, 2014
(1)
10.41 90
10.41 90
10.41 90
10.41 90