Xilinx VC707 User Manual page 23

For the virtex-7 fpga
Hide thumbs Also See for VC707:
Table of Contents

Advertisement

The connections between the USB mini-B connector at J2 and the PHY at U8 are listed in
Table
Table 1-6: USB Connector Pin Assignments and Signal Definitions Between J2 and U8
USB Connector
J2
Pin
Name
1
VBUS
USB_SMSC_VBUS
2
D_N
USB_SMSC_HEADER_N
3
D_P
USB_SMSC_HEADER_P
4
GND
USB_SMC_GND
The connections between the USB 2.0 PHY at U8 and the FPGA are listed in
Table 1-7: USB 2.0 ULPI Transceiver Connections to the FPGA
VC707 Evaluation Board
UG885 (v1.4) May 12, 2014
1-6.
Net Name
+5V from host system
Bidirectional differential serial data (N-side)
Bidirectional differential serial data (P-side)
Signal ground
FPGA (U1) Pin
Net Name
AV36
USB_SMSC_DATA0
AW36
USB_SMSC_DATA1
BA34
USB_SMSC_DATA2
BB34
USB_SMSC_DATA3
BA36
USB_SMSC_DATA4
AT34
USB_SMSC_DATA5
www.xilinx.com
Description
USB3320 (U8) Pin
3
4
5
6
7
9
Send Feedback
Feature Descriptions
USB3320 (U8)
Pin
22
19
18
33
Table
1-7.
23

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents