Xilinx VC707 User Manual page 95

For the virtex-7 fpga
Hide thumbs Also See for VC707:
Table of Contents

Advertisement

VC707 Evaluation Board
UG885 (v1.4) May 12, 2014
set_property PACKAGE_PIN L21 [get_ports FMC1_HPC_HB15_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB15_N]
set_property PACKAGE_PIN N25 [get_ports FMC1_HPC_HB16_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB16_P]
set_property PACKAGE_PIN N26 [get_ports FMC1_HPC_HB16_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB16_N]
set_property PACKAGE_PIN M24 [get_ports FMC1_HPC_HB17_CC_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB17_CC_P]
set_property PACKAGE_PIN L24 [get_ports FMC1_HPC_HB17_CC_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB17_CC_N]
set_property PACKAGE_PIN G21 [get_ports FMC1_HPC_HB18_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB18_P]
set_property PACKAGE_PIN G22 [get_ports FMC1_HPC_HB18_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB18_N]
set_property PACKAGE_PIN L25 [get_ports FMC1_HPC_HB19_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB19_P]
set_property PACKAGE_PIN L26 [get_ports FMC1_HPC_HB19_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB19_N]
set_property PACKAGE_PIN P21 [get_ports FMC1_HPC_HB20_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB20_P]
set_property PACKAGE_PIN N21 [get_ports FMC1_HPC_HB20_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB20_N]
set_property PACKAGE_PIN P22 [get_ports FMC1_HPC_HB21_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB21_P]
set_property PACKAGE_PIN P23 [get_ports FMC1_HPC_HB21_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_HB21_N]
#FMC2
set_property PACKAGE_PIN AF29 [get_ports FMC2_HPC_PG_M2C_LS]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_PG_M2C_LS]
set_property PACKAGE_PIN AG32 [get_ports FMC2_HPC_PRSNT_M2C_B_LS]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_PRSNT_M2C_B_LS]
set_property PACKAGE_PIN AF39 [get_ports FMC2_HPC_CLK0_M2C_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK0_M2C_P]
set_property PACKAGE_PIN AF40 [get_ports FMC2_HPC_CLK0_M2C_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK0_M2C_N]
set_property PACKAGE_PIN U39 [get_ports FMC2_HPC_CLK1_M2C_P]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK1_M2C_P]
set_property PACKAGE_PIN T39 [get_ports FMC2_HPC_CLK1_M2C_N]
set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK1_M2C_N]
set_property PACKAGE_PIN N2 [get_ports FMC2_HPC_DP0_C2M_P]
set_property PACKAGE_PIN P8 [get_ports FMC2_HPC_DP0_M2C_P]
set_property PACKAGE_PIN N1 [get_ports FMC2_HPC_DP0_C2M_N]
set_property PACKAGE_PIN P7 [get_ports FMC2_HPC_DP0_M2C_N]
set_property PACKAGE_PIN M4 [get_ports FMC2_HPC_DP1_C2M_P]
set_property PACKAGE_PIN N6 [get_ports FMC2_HPC_DP1_M2C_P]
set_property PACKAGE_PIN M3 [get_ports FMC2_HPC_DP1_C2M_N]
set_property PACKAGE_PIN N5 [get_ports FMC2_HPC_DP1_M2C_N]
set_property PACKAGE_PIN L2 [get_ports FMC2_HPC_DP2_C2M_P]
set_property PACKAGE_PIN L6 [get_ports FMC2_HPC_DP2_M2C_P]
set_property PACKAGE_PIN L1 [get_ports FMC2_HPC_DP2_C2M_N]
set_property PACKAGE_PIN L5 [get_ports FMC2_HPC_DP2_M2C_N]
set_property PACKAGE_PIN K4 [get_ports FMC2_HPC_DP3_C2M_P]
set_property PACKAGE_PIN J6 [get_ports FMC2_HPC_DP3_M2C_P]
set_property PACKAGE_PIN K3 [get_ports FMC2_HPC_DP3_C2M_N]
set_property PACKAGE_PIN J5 [get_ports FMC2_HPC_DP3_M2C_N]
set_property PACKAGE_PIN U2 [get_ports FMC2_HPC_DP4_C2M_P]
set_property PACKAGE_PIN W6 [get_ports FMC2_HPC_DP4_M2C_P]
set_property PACKAGE_PIN U1 [get_ports FMC2_HPC_DP4_C2M_N]
www.xilinx.com
VC707 Board XDC Listing
95
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents