Table of Contents
Advertisement
19.6.2
Port E Data Register (PEDR)
Bit:
PE7DT
Initial value:
R/W:
R/W
The port E data register (PEDR) is an 8-bit readable/writable register that stores data for pins
PTE7 to PTE0. Bits PE7DT to PE0DT correspond to pins PTE7 to PTE0. When the pin function is
general output port, if the port is read the value of the corresponding PEDR bit is returned directly.
When the function is general input port, if the port is read the corresponding pin level is read.
Table 19.10 shows the function of PEDR.
PEDR is initialized to H'00 by a power-on reset, after which the general input port function (pull-
up MOS on) is set as the initial pin function, and the corresponding pin levels are read. It retains
its previous value in standby mode and sleep mode, and in a manual reset.
Table 19.10 Port E Data Register (PEDR) Read/Write Operations
PEnMD1 PEnMD0 Pin State
0
0
Other function
(See table 18.1)
1
Output
1
0
Input (Pull-up
MOS on)
1
Input (Pull-up
MOS off)
600
7
6
5
PE6DT
PE5DT
0
0
0
R/W
R/W
Read
PEDR value
PEDR value
Pin state
Pin state
4
3
2
PE4DT
PE3DT
PE2DT
0
0
0
R/W
R/W
R/W
Write
Value is written to PEDR, but does not affect
pin state.
Write value is output from pin.
Value is written to PEDR, but does not affect
pin state.
Value is written to PEDR, but does not affect
pin state.
1
0
PE1DT
PE0DT
0
0
R/W
R/W
(n = 0 to 7)
Advertisement
Table of Contents
