Matrox Supersight Installation And Hardware Reference page 115

Hide thumbs Also See for Supersight:
Table of Contents

Advertisement

Item
Options
Extended Tag
Disabled*
Enabled
No Snoop
Disabled
Enabled*
Maximum Payload
Auto*, 128 Bytes,
256, 512, 1024,
2048, 4096
Maximum Read Request
Auto*, 128 Bytes,
256, 512, 1024,
2048, 4096
ASPM Support
Disabled*
Auto
Force Lo
Extended Synch
Disabled*
Enabled
Meaning
This item controls the number of simultaneous transactions that can be executed by a PCI/PCIe board at a
given time.
Note that this item is not used by all PCIe boards.
When set to Disabled, a maximum of 32 simultaneous transactions can be executed at a given time for a
given device.
When set to Enabled, the maximum number of simultaneous transactions is increased to 256.
Note that the default setting of this value is optimized for the Matrox Supersight SHB-5520 board.
This item allows you to enable hardware-enforced cache coherency (snooping) on legacy PCI devices.
Hardware-enforced cache coherency is an error-detection feature that tries to establish whether the data
contained in one specific cache is up to date with the other caches on the Matrox Supersight SHB-5520
board.
When set to Enabled, this item notifies legacy PCI devices that hardware-enforced cache coherency is not
available.
This item allows you to set the maximum amount of data transmitted in a single packet over the PCIe bus, in
bytes.
When set to Auto, the BIOS sets the payload to the highest value supported by the PCIe board.
Note that the default setting of this value is optimized for the Matrox Supersight SHB-5520 board.
This item allows you to set the maximum read request size that a PCIe board can request, in bytes. This
prevents one device from controlling the PCIe bus for long periods.
When set to Auto, the BIOS will automatically generate a maximum read request size for PCIe boards.
Note that the default setting of this value is optimized for the Matrox Supersight SHB-5520 board.
This item allows you to set different settings for PCIe active state power management (ASPM), to conserve
power. Before changing this setting, verify that your frame grabber supports this feature.
When set to Disabled, ASPM is unavailable to PCIe ports.
When set to Auto, the appropriate power state will be chosen by ASPM, depending on the connected PCIe
board.
When set to Force Lo, the lowest power state will be chosen, which conserves the most power.
Note that the default setting of this value is optimized for the Matrox Supersight SHB-5520 board.
This item allows you to enable supporting third-party external link monitoring tools.
When set to Enabled, external devices (such as, logic analyzers) can monitor your PCI bus to achieve bit and
symbol lock before the PCI bus enters the L0 state and resumes communication.
Note that the default setting of this value is optimized for the Matrox Supersight SHB-5520 board.
Advanced menu
115

Advertisement

Table of Contents
loading

Table of Contents