Memory Mapping And Aliasing - Epson S1D13704 Technical Manual

Embedded memory color lcd controller
Table of Contents

Advertisement

Page 12

3.3 Memory Mapping and Aliasing

Table 3-1: TX3912 to Unbuffered PC Card Slots System Address Mapping
TX3912 Address
0800 0000h
0C00 0000h
6400 0000h
6400 0000h
Table 3-2: TX3912 to PC Card Slots Address Remapping Using the IT8368E
IT8368E Uses PC Card Slot #
1
2
S1D13704
X26A-G-004-02
When the TX3912 accesses the PC Card slots without the ITE IT8368E, its system memory is
mapped as in Table 3-1:, "TX3912 to Unbuffered PC Card Slots System Address Mapping".
Note
Bits CARD1IOEN and CARD2IOEN need to be set in TX3912 Memory Configuration
Register 3.
Size
64M byte
64M byte
64M byte
64M byte
When the TX3912 accesses the PC Card slots buffered through the ITE IT8368E, bits CARD1IOEN
and CARD2IOEN are ignored and the attribute/IO space of the TX3912 is divided into Attribute,
I/O and S1D13704 access. Table 3-2:, "TX3912 to PC Card Slots Address Remapping Using the
IT8368E" provides all details of the Attribute/IO address reallocation by the IT8368E.
TX3912 Address
0800 0000h
0900 0000h
0A00 0000h
6400 0000h
0C00 0000h
0D00 0000h
0E00 0000h
6800 0000h
Function
(CARDnIOEN=0)
Card 1 Attribute
Card 2 Attribute
Card 1 Memory
Card 2 Memory
*
Size
16M byte
16M byte
S1D13704 (aliased 256 times at 64K byte intervals)
32M byte
64M byte
16M byte
16M byte
S1D13704 (aliased 256 times at 64K byte intervals)
32M byte
64M byte
Interfacing to the Toshiba MIPS TX3912 Processor
EPSON Research and Development
Vancouver Design Center
Function
(CARDnIOEN=1)
Card 1 IO
Card 2 IO
Function
Card 1 IO
Card 1 Attribute
Card 1 Memory
Card 2 IO
Card 2 Attribute
Card 2 Memory
Issue Date: 01/02/12

Advertisement

Table of Contents
loading

Table of Contents