Tmpr3912/22U And S1D13704/5 Interface; Hardware Connections - Epson S1D13704 Technical Manual

Embedded memory color lcd controller
Table of Contents

Advertisement

Page 10

3 TMPR3912/22U and S1D13704/5 Interface

3.1 Hardware Connections

TMPR3912/22U
RD*
WE*
CARD1CSL*
CARD1CSH*
ENDIAN
ALE
A[12:0]
D[31:24]
D[23:16]
CARD1WAIT*
DCLKOUT
X00A-G-004-02
The S1D13704/5 occupies the TMPR3912/22U's PC Card slot #1. Therefore, this slot
cannot be used for other devices on the main board. The Generic # 2 bus mode of the
S1D13704/5 is used to interface to this PC Card slot #1.
The S1D13704/5 is interfaced to the TMPR3912/22U with minimal glue logic. Since the
address bus of the TMPR3912/22U is multiplexed, it is demultiplexed using an advanced
CMOS latch (74ACT373) to obtain the higher address bits needed for the S1D13704/5.
The following diagram demonstrates the implementation of the interface.
Latch
3.3V
10K pull-up
Clock divider
/ 2
Figure 3-1: S1D13704 to TMPR3912/22U Interface
3.3V
3.3V
*
System RESET
Clock divider
Oscillator
or...
/ 2
EPSON Research and Development
Vancouver Design Center
S1D13704
+3.3V
IO V
, CORE V
DD
DD
RD#
WE10#
WE1#
BS#
RD/WR#
RESET#
CS#
AB[15:13]
AB[12:0]
DB[7:0]
DB[15:8]
WAIT#
CLKI
BUSCLK
S5U13704/5 - TMPR3912/22U CPU Module
Issue Date: 01/03/07

Advertisement

Table of Contents
loading

Table of Contents