System Design Using The Ite It8368E Pc Card Buffer; Hardware Description - Epson S1D13704 Technical Manual

Page 10
3 System Design Using the ITE IT8368E PC Card Buff er

3.1 Hardware Description

TX3912
HA[12:0]
ENDIAN
HD[31:24]
HD[23:16]
CARDxWAIT*
DCLKOUT
IT8368E
LHA[23]/MFIO[10]
LHA[22]/MFIO[9]
LHA[21]/MFIO[8]
LHA[20]/MFIO[7]
LHA[19]/MFIO[6]
LHA[15:13]/
MFIO[2:0]
S1D13704
X26A-G-004-02
If the system designer uses the ITE IT8368E PC Card and multiple-function I/O buffer, the
S1D13704 can be interfaced so that it 'shares' a PC Card slot. The S1D13704 is mapped to a rarely-
used 16M byte portion of the PC Card slot buffered by the IT8368E. This makes the S1D13704
virtually transparent to PC Card devices that use the same slot.
The ITE8368E has been specially designed to support EPSON LCD controllers. The ITE IT8368E
provides eleven Multi-Function IO pins (MFIO). Configuration registers may be used to allow these
MFIO pins to provide the control signals required to implement the S1D13704 CPU interface.
The TX3912 processor only provides addresses A[12:0], therefore devices requiring more address
space must use an external device to latch A[25:13]. The IT8368E's MFIO pins can be configured
to provide this latched address.
V
DD
pull-up
Clock divider
Figure 3-1: S1D13704 to TX3912 Connection Using an IT8368E
*
System RESET
...or...
Oscillator
Interfacing to the Toshiba MIPS TX3912 Processor
EPSON Research and Development
Vancouver Design Center
S1D13704
+3.3V
IO V , CORE V
DD
AB[12:0]
AB[15:13]
DB[7:0]
DB[15:8]
RESET#
WAIT#
See text
CLKI
BCLK
WE1#
WE0#
RD1#
RD0#
CS#
BS#
Issue Date: 01/02/12
DD