Epson S1D13704 Technical Manual page 101

Embedded memory color lcd controller
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center
Table 2-1: S1D13704 Initialization Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 4-1: 2 Bpp Banking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 4-2: 4 Bpp Banking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Table 4-3: 8 Bpp Banking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Table 4-4: Look-Up Table Configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Table 4-5: Recommended LUT Values for 1 Bpp Color Mode . . . . . . . . . . . . . . . . . . . . 20
Table 4-6: LUT Values for 2 Bpp Color Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Table 4-7: Suggested LUT Values to Simulate VGA Default 16 Color Palette . . . . . . . . . . . 21
Table 4-8: Suggested LUT Values to Simulate VGA Default 256 Color Palette . . . . . . . . . . . 22
Table 4-9: Recommended LUT Values for 1 Bpp Gray Shade . . . . . . . . . . . . . . . . . . . . 23
Table 4-10: Suggested Values for 2 Bpp Gray Shade . . . . . . . . . . . . . . . . . . . . . . . . . 23
Table 4-11: Suggested LUT Values for 4 Bpp Gray Shade . . . . . . . . . . . . . . . . . . . . . . 24
Table 5-1: Number of Pixels Panned Using Start Address . . . . . . . . . . . . . . . . . . . . . . 28
Table 7-1: Default and Alternate SwivelView Mode Comparison . . . . . . . . . . . . . . . . . . 41
Figure 3-1: Pixel Storage for 1 Bpp (2 Colors/Gray Shades) in One Byte of Display Buffer . . . . . 11
Figure 3-2: Pixel Storage for 2 Bpp (4 Colors/Gray Shades) in One Byte of Display Buffer . . . . . 12
Figure 3-3: Pixel Storage for 4 Bpp (16 Colors/Gray Shades) in One Byte of Display Buffer . . . . 12
Figure 3-4: Pixel Storage for 8 Bpp (256 Colors) in One Byte of Display Buffer . . . . . . . . . . . 13
Figure 5-1: Viewport Inside a Virtual Display . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 5-2: Memory Address Offset Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 5-3: Screen 1 Start Address Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 5-4: 320x240 Single Panel For Split Screen . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Figure 5-5: Screen 1 Vertical Size . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Figure 5-6: Screen 2 Start Address Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Figure 7-1: Relationship Between The Screen Image and the Image Refreshed by S1D13704 . . . . 37
Figure 7-2: Relationship Between The Screen Image and the Image Refreshed by S1D13704 . . . . 38
Programming Notes and Examples
Issue Date: 01/02/12
List of Tables
*
List of Figures
Page 5
S1D13704
X26A-G-002-03

Advertisement

Table of Contents
loading

Table of Contents