Epson S1D13704 Technical Manual page 387

Embedded memory color lcd controller
Table of Contents

Advertisement

EPSON Research and Development
Vancouver Design Center
3.4 S1D13704 Configuration
S1D13704
Configuration
Pin
BS#
CNF3
CNF[2:0]
= configuration for connection using ITE IT8368E
Interfacing to the Philips MIPS PR31500/PR31700 Processor
Issue Date: 01/02/12
The S1D13704 is configured at power up by latching the state of the CNF[4:0] pins. Pin BS# also
plays a role in host bus interface configuration. For details on configuration, refer to the S1D13704
Hardware Functional Specification, document number X26A-A-001-xx.
The table below shows those configuration settings relevant to this specific interface.
Table 3-3: S1D13704 Configuration Using the IT8368E
Value hard wired on this pin is used to configure:
1 (IO V
)
DD
Generic #2
Big Endian
When the S1D13704 is configured for "Generic #1" interface, the host interface pins are mapped as
in the table below.
Table 3-4: S1D13704 Generic #1 Interface Pin Mapping
Pin Name
WE1#
BS#
RD/WR#
RD#
WE0#
111: Generic #1 or #2
Pin Function
WE1#
*
connect to V
SS
RD1#
RD0#
WE0#
0 (V
)
SS
Generic #1
Little Endian
S1D13704
X26A-G-012-02
Page 13

Advertisement

Table of Contents
loading

Table of Contents