GE MiCOM P40 Technical Manual page 943

P446sv
Hide thumbs Also See for MiCOM P40:
Table of Contents

Advertisement

P446SV
ORDINAL
1586
CB1 CS1 VL>VB
Voltage magnitude difference between Line V and Bus1 V is greater than setting [48 91] (line V > Bus V)
1587
CB1 CS2 VL>VB
Voltage magnitude difference between Line V and Bus1 V is greater than setting [48 96] (line V > Bus V)
1588
CB1 CS1 VL<VB
Voltage magnitude difference between Line V and Bus1 V is greater than setting [48 91] (line V < Bus V)
1589
CB1 CS2 VL<VB
Voltage magnitude difference between Line V and Bus1 V is greater than setting [48 96] (line V < Bus V)
1590
CB1 CS1 FL>FB
Frequency difference between Line V and Bus1 V is greater than setting [48 93] (line freq > Bus freq)
1591
CB1 CS1 FL<FB
Frequency difference between Line V and Bus1 V is greater than setting [48 93] (line freq < Bus freq)
1592
CB1 CS1 AngHigh+
Line/Bus1 phase angle in range: setting [48 90] to +180deg (anticlockwise from Vbus)
1593
CB1 CS1 AngHigh-
Line/Bus1 phase angle in range: setting [48 90] to -180deg (anticlockwise from Vbus)
1594
CB1 CS AngRotACW
Line freq > (Bus1 freq + 0.001Hz) (Line voltage vector rotating anticlockwise relative to VBus1)
1595
CB1 CS AngRotCW
Bus1 freq > (Line freq + 0.001Hz) (Line voltage vector rotating clockwise relative to VBus1)
1597
Rst CB2 Data
Rst CB2 All Val
1598
CB2 Pre-Lockout
Output from CB2 monitoring logic
1599
CB2 LO Alarm
CB2 LO Alarm
1600
CB2 Trip 3ph
3 Phase Trip 2
1601
CB2 Trip OutputA
A Phase Trip 2
1602
CB2 Trip OutputB
B Phase Trip 2
1603
CB2 Trip OutputC
C Phase Trip 2
1604
Force 3PTrip CB2
External input via DDB to force host relay trip conversion logic to issue a three phase trip signal to CB2 for all faults
1605
AR Enable CB2
External input via DDB to enable CB2, if "in service", to be initiated for autoreclosing by an AR initiation signal from protection. DDB
input defaults to high if not mapped in PSL, so CB2 AR initiation is permitted.
1606
Pole Discrep.CB2
Pole Discrepancy
1607
Pole Discrep.CB2
Pole Discrepancy
1608
CB2 Trip I/P 3Ph
Trip 3 Phase - Input to Trip Latching Logic
1609
AR Enable CB1
External input via DDB mapped in PSL to enable CB1, if "in service", to be initiated for autoreclosing by an AR initiation signal from
protection. DDB input defaults to high if not mapped in PSL, so CB1 AR initiation is permitted.
1616
PSL Int 101
PSL Internal Node
1617
PSL Int 102
PSL Internal Node
1618
PSL Int 103
PSL Internal Node
1619
PSL Int 104
PSL Internal Node
1620
PSL Int 105
PSL Internal Node
P446SV-TM-EN-1
SIGNAL NAME
DDB_SYSCHECKS_VLINE_DIFF_HIGH
DDB_SYSCHECKS1_2_VLINE_DIFF_HIGH
DDB_SYSCHECKS_VBUS_DIFF_HIGH
DDB_SYSCHECKS1_2_VBUS_DIFF_HIGH
DDB_CS1_LINE_FREQ_GT_BUS_FREQ
DDB_CS1_LINE_FREQ_LT_BUS_FREQ
DDB_CS1_ANGLE_NOT_OK_POS
DDB_CS1_ANGLE_NOT_OK_NEG
DDB_SYSCHECKS_ANGLE_ACW
DDB_SYSCHECKS_ANGLE_CW
DDB_RESET_ALL_VALUES_2
DDB_CB2_PRE_LOCKOUT
DDB_CB2_LOCKOUT_ALARM
DDB_TRIP_3PH_2
DDB_TRIP_A_PHASE_2
DDB_TRIP_B_PHASE_2
DDB_TRIP_C_PHASE_2
DDB_FORCE_3_POLE_TRIP_2
DDB_AR_ENABLE_CB2
DDB_INP_TR2P_2
DDB_POLE_DISCREPENCE_TRIP_2
DDB_TR_3_PHASE_CB2
DDB_AR_ENABLE_CB1
DDB_PSLINT_101
DDB_PSLINT_102
DDB_PSLINT_103
DDB_PSLINT_104
DDB_PSLINT_105
ELEMENT NAME
DESCRIPTION
Appendix B -Settings and Signals
B197

Advertisement

Table of Contents
loading

Table of Contents