Gpio/Maskable Interrupt Signal Summary - Freescale Semiconductor MSC8144E Reference Manual

Quad core media signal processor
Table of Contents

Advertisement

External Signals

3.10 GPIO/Maskable Interrupt Signal Summary

Some of the GPIO and interrupt lines are multiplexed with other interfaces. Some of the lines are
independent. In addition to the hardware interrupt inputs, there are also several signal lines used
to reroute interrupts between the cores and an external host processor. Table 3-18 summarizes
the GPIO and interrupt signal lines.
Table 3-12. GPIO and Maskable Interrupt Summary
Signal Name
Type
GPIO31
Input/
Output
IRQ3
Input
PCI_DEVSEL
Input/
Output
GPIO30
Input/
Output
IRQ2
Input
PCI_STOP
Input/
Output
GPIO29
Input/
Output
IRQ7
Input
PCI_GNT
Input
GPIO28
Input/
Output
TDM5RCLK
Input/
Output
PCI_AD13
Input/
Output
GPIO27
Input/
Output
SDA
Input/
Output
3-42
General-Purpose Input Output 31
One of 32 GPIOs. For details, see Chapter 23, GPIO.
Interrupt Request 3
One of sixteen external lines that can request a service routine via the internal
interrupt controller. For details, see Chapter 13, Interrupt Handling.
PCI Device Select
For details, see Chapter 15, PCI.
General-Purpose Input Output 30
One of 32 GPIOs. For details, see Chapter 23, GPIO.
Interrupt Request 2
One of the sixteen external lines that can request a service routine via the internal
interrupt controller, from the SC3400 core. For details, see Chapter 13, Interrupt
Handling.
PCI Stop
For details, see Chapter 15, PCI.
General-Purpose Input Output 29
One of 32 GPIOs. For details, see Chapter 23, GPIO.
Interrupt Request 7
One of the sixteen external lines that can request a service routine via the internal
interrupt controller. For details, see Chapter 13, Interrupt Handling.
PCI Bus Grant
For details, see Chapter 15, PCI.
General-Purpose Input Output 28
One of 32 GPIOs. For details, see Chapter 23, GPIO.
TDM5 Receive Clock
Receive clock for TDM 5. See Chapter 13, Interrupt Handling.
PCI Address/Data Line 13
Part of the PCI address/data bus. For details, see Chapter 15, PCI.
General-Purpose Input Output 27
One of 32 GPIOs. For details, see Chapter 23, GPIO.
2
I
C-Bus Data Line
2
This is the data line for the I
C bus.
MSC8144E Reference Manual, Rev. 3
Description
I/O Mode
0,1,5,6
0,1,5,6
2,3,4
0,1,5,6
0,1,5,6
2,3,4
0,1,5,6
0,1,5,6
2,3,4
0,1,2,5,6
0,1,2,5,6
3,4
All modes
All modes
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents