Peripherals View Of The System Address Space; Pci View Of The System Address Space - Freescale Semiconductor MSC8144E Reference Manual

Quad core media signal processor
Table of Contents

Advertisement

Memory Map
Table 9-6. SC3400 (Data) View of the System Address Space
Address
FFF10000–FFFFEFFF
FFFFF000–FFFFFFFF

9.7 Peripherals View of the System Address Space

Table 9-7 describes the system address space as seen by the MSC8144E peripherals (RapidIO,
JTAG, QUICC Engine subsystem, TDM, DMA–both MBus interfaces).
Table 9-7. Peripherals View of the System Address Space
Address
00000000–3FFFFFFF
40000000–FEFFFFFF
FF000000–FFF0FFFF
FFF10000–FFFFEFFF
FFFFF000–FFFFFFFF
An external initiator (to the MSC8144E device) can generate accesses to the system address
space using the:
JTAG with direct addressing.
The RapidIO using the RapidIO inbound address translation.

9.8 PCI View of the System Address Space

Table 9-8. describes the system address space as seen by the PCI.
Address
00000000–3FFFFFFF
40000000–5FFFFFFF
60000000–BFFFFFFF
C0000000–C007FFFF
C0080000–CFFFFFFF
D0000000–D09FFFFF
D0A00000–FEDFFFFF
FEE00000–FEE3FFFF
FEE40000–FEEFFFFF
FEF00000–FEF17FFF
9-6
CCSR Address Space
Reserved
Reserved
Shared Memory Address Space
Reserved
CCSR Address Space
Reserved
Table 9-8. PCI View of the System Address Space
Reserved
DDR Memory
Reserved
M2 Memory
Reserved
M3 Memory
Reserved
QUICC Engine subsystem
Reserved (QUICC Engine subsystem)
Boot ROM
MSC8144E Reference Manual, Rev. 3
Purpose
Purpose
Purpose
Size (Bytes)
956 K
4 K
Size (Bytes)
1 G
3 G – 16 M
15M + 64K
956 K
4 K
Size (Bytes)
1 G
512 M
1.5 G
512 K
255.5 M
10 M
740 M
256 K
768 K
96 K
Freescale Semiconductor

Advertisement

Table of Contents
loading

Table of Contents