AMD SB600 Technical Reference Manual page 75

Register reference manual
Hide thumbs Also See for SB600:
Table of Contents

Advertisement

Field Name
Disable Async QH Cache
on OUT xfer
Disable Async Data
Cache
Disable Periodic List
Cache
Reserved
Field Name
SBRN
Field Name
FLADJ
Reserved
Field Name
Cap_ID
Next ItemPointer
Version
PME clock
Reserved
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
EHCI Misc Control – RW - 32 bits - [PCI_Reg : 50h]
Bits
Default
25
0b
26
0b
27
0b
31:28
0h
SBRN – R - 8 bits - [PCI_Reg : 60h]
Bits
Default
7:0
20h
FLADJ – RW - 8 bits - [PCI_Reg : 61h]
Bits
Default
5:0
20h
7:6
PME Control – RW - 32 bits - [PCI_Reg : C0h]
Bits
Default
7:0
01h
15:8
D0h
18:16
010b
19
0b
20
Description
Set to 1 to disable async QH/QTD cache during OUT xfer.
Set to 1 to disable async data cache request.
Set to 1 to disable periodic list cache.
Reserved
Description
Hard-wired to 20h.
Description
Frame Length Timing Value. Each decimal value change to
this register corresponds to 16 high-speed
bit times. The SOF cycle time (number of SOF counter clock
periods to generate a SOF micro-frame length) is equal to
59488 + value in this field. The default value is decimal 32
(20h), which gives a SOF cycle time of 60000.
FLADJ Value in decimals
[hexadecimal value]
0 [00h]
1 [01h]
2 [02h]
...
31 [1Fh]
32 [20h]
...
62 [3Eh]
63 [3Fh]
Reserved.
Description
Read only.
A value of "01h" identifies the linked list item as being the
PCI Power Management registers.
Read only.
This field provides an offset into the function's PCI
Configuration Space pointing to the location of next item in
the function's capability list. If there are no additional items
in the Capabilities List, this register is set to 00h.
Read only.
A value of "010b" indicates that this function complies with
Revision 1.1 of the PCI Power Management Interface
Specification.
Read only.
When this bit is a "0", it indicates that no PCI clock is
required for the function to generate PME#.
Reserved
OCHI USB 1.1 and EHCI USB 2.0 Controllers
Proprietary
Frame Length
(# High Speed bit
times in decimals)
59488
59504
59520
...
59984
60000
...
60480
60496
Page 75

Advertisement

Table of Contents
loading

Table of Contents