AMD SB600 Technical Reference Manual page 74

Register reference manual
Hide thumbs Also See for SB600:
Table of Contents

Advertisement

Field Name
Interrupt Line
Interrupt Pin
MIN_GNT
MAX_LAT
Field Name
Reserved
PME Disable
MSI Disable
Reserved
Cache Timer Control
Cache Prefetch Disable
Reserved
Disable Async QH Cache
on IN xfer
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
Interrupt Line - RW - 32 bits - [PCI_Reg : 3Ch]
Bits
Default
7:0
00h
15:8
04h
23:16
00h
31:24
00h
EHCI Misc Control – RW - 32 bits - [PCI_Reg : 50h]
Bits
Default
4:0
00h
5
0b
6
0b
15:7
000h
19:16
Eh
20
0b
23:21
24
0b
Description
The Interrupt Line is a field used to communicate interrupt
line routing information. The register is read/write and must
be implemented by any device (or device function) that uses
an interrupt pin. POST software will write the routing
information into this register as it initializes and configures
the system.
The value in this field tells which input of the system
interrupt controller(s) the device's interrupt pin is connected
to. The device itself does not use this value; rather it is used
by device drivers and operating systems. Device drivers
and operating systems can use this information to determine
priority and vector information. Values in this register are
system architecture specific.
Read Only by default.
Hard-wired to 04h, which corresponds to using INTD#.
Read Only. Hard-wired to 00h to indicate no major
requirements for the settings of Latency Timers.
Read Only. Hard-wired to 00h to indicate no major
requirements for the settings of Latency Timers.
Description
Reserved
Set to 1 to disable EHCI PME support
Set to 1 to disable EHCI MSI support
Reserved
Control the purge timeout timer if HC doesn't come back to
request the data.
Counter
Max Time (ns)
0
1
2
3
4
5
6
7
8
9
A
B
C
184320
D
368640
E
737280
F
No limit
0: Enable EHCI cache prefetch.
1: Disable EHCI cache prefetch.
Set to 1 to disable async QH/QTD cache during IN xfer.
OCHI USB 1.1 and EHCI USB 2.0 Controllers
Proprietary
Min Time (ns)
45
30
90
60
180
120
360
240
720
480
1440
960
2880
1920
5760
3840
11520
7680
23040
15360
46080
30720
92160
61440
122880
245760
491520
Page 74

Advertisement

Table of Contents
loading

Table of Contents