Table of Contents
Advertisement
Port-N FIS Base Address Upper –RW – 32 bits [Mem_reg: ABAR + port offset + 0Ch]
Field Name
FIS Base Address Upper
(FBU)
Port–N Interrupt Status - RW - 32 bits [Mem_reg: ABAR + port offset + 10h]
Field Name
Device to Host Register
FIS Interrupt (DHRS)
PIO Setup FIS Interrupt
(PSS)
DMA Setup FIS Interrupt
(DSS)
Set Device Bits Interrupt
(SDBS)
Unknown FIS Interrupt
(UFS)
Descriptor Processed
(DPS)
Port Connect Change
Status (PCS)
Device Mechanical
Presence Status (DMPS)
Reserved
PhyRdy Change Status
(PRCS)
Incorrect Port Multiplier
Status (IPMS)
Overflow Status (OFS)
Reserved
Interface Non-fatal Error
Status (INFS)
Interface Fatal Error
Status (IFS)
©2008 Advanced Micro Devices, Inc.
AMD SB600 Register Reference Manual
Bits
Default
31:0
0000_
Indicates the upper 32-bits for the received FIS base physical
0000h
address for this port.
This register shall be read only '0' for HBAs that do not
support 64-bit addressing.
Bits
Default
0
0b
A D2H Register FIS has been received with the 'I' bit set, and
has been copied into system memory.
1
0b
A PIO Setup FIS has been received with the 'I' bit set, it has
been copied into system memory, and the data related to that
FIS has been transferred. This bit shall be set even if the
data transfer resulted in an error.
2
0b
A DMA Setup FIS has been received with the 'I' bit set and
has been copied into system memory.
3
0b
A Set Device Bits FIS has been received with the 'I' bit set
and has been copied into system memory.
4
0b
Read Only
When set to '1', indicates that an unknown FIS was received
and has been copied into system memory. This bit is cleared
to '0' by software clearing the PxSERR.DIAG.F bit to '0'.
Note that this bit does not directly reflect the PxSERR.DIAG.F
bit. PxSERR.DIAG.F is set immediately when an unknown
FIS is detected, whereas this bit is set when that FIS is
posted to memory. Software should wait to act on an
unknown FIS until this bit is set to '1' or the two bits may
become out of sync.
5
0b
A PRD with the 'I' bit set has transferred all of its data.
6
0b
Read Only
1=Change in Current Connect Status. 0=No change in
Current Connect Status. This bit reflects the state of
PxSERR.DIAG.X. This bit is only cleared when
PxSERR.DIAG.X is cleared.
7
0b
When set, indicates that a mechanical presence switch
attached to this port has been opened or closed, which may
lead to a change in the connection state of the device. This
bit is only valid if both CAP.SMPS and P0CMD.MPSP are set
to '1'.
21:8
Reserved
22
0b
Read Only
When set to '1' indicates the internal PhyRdy signal changed
state. This bit reflects the state of P0SERR.DIAG.N. To
clear this bit, software must clear P0SERR.DIAG.N to '0'.
23
0b
Indicates that the HBA received a FIS from a device whose
Port Multiplier field did not match what was expected. The
IPMS bit may be set during enumeration of devices on a Port
Multiplier due to the normal Port Multiplier enumeration
process. It is recommended that IPMS only be used after
enumeration is complete on the Port Multiplier.
24
0b
Indicates that the HBA received more bytes from a device
than was specified in the PRD table for the command.
25
Reserved
26
0b
Indicates that the HBA encountered an error on the Serial
ATA interface but was able to continue operation.
27
0b
Indicates that the HBA encountered an error on the Serial
ATA interface which caused the transfer to stop.
Description
Description
SATA Registers (Device 18, Function 0)
Proprietary
Page 32
Advertisement
Table of Contents
