Tracing Data - Omron CP1L-EL20DR-D Operation Manual

Sysmac cp series cp1l-el/em cpu unit
Table of Contents

Advertisement

Trial Operation and Debugging
Related Auxiliary Bits/Words
Name
Online Edit Disable Bit Validator
Online Edit Disable Bit
Online Editing Wait Flag
Online Editing Processing Flag
5-3-4

Tracing Data

Basic Procedure
1,2,3...
Address
A527.00 to
Enables using the Online Edit Disable Bit (A527.09).
A527.07
Not 5A: Online Edit Disable Bit disabled.
5A:
A527.09
To disable online editing, set the Online Edit Disable Bit Validator
(A527.00 to A527.07) to 5A and turn ON this bit ON.
A201.10
ON while an online editing process is on standby because online editing
is disabled.
A201.11
ON while an online editing process is being executed.
The Data Trace function samples specified I/O memory data using any one of
the following timing methods. It stores the sampled data in Trace Memory,
where they can be read and checked later from the CX-Programmer.
• Specified sampling time (10 to 2,550 ms in 10-ms units)
• One sample per cycle
• When the TRACE MEMORY SAMPLING instruction (TRSM(045)) is exe-
cuted
Up to 31 bits and 6 words in I/O memory can be specified for sampling.
1. Sampling will start when the parameters have been set from the CX-Pro-
grammer and the command to start tracing has been executed.
2. Sampled data (after step 1 above) will be traced when the trace trigger
condition is met, and the data just after the delay (see note 1) will be stored
in Trace Memory.
3. Memory data will be sampled until the Trace Memory is full, and then the
trace will be ended.
Note Delay value: Specifies how many sampling periods to offset the sampling in
Trace Memory from when the trace condition is met. The setting ranges are
shown in the following table.
No. of words
sampled
0
–1999 to 2000
1
–1332 to 1333
2
–999 to 1000
3
–799 to 800
4
–665 to 666
5
–570 to 571
6
–499 to 500
Positive delay: Store data delayed by the set delay.
Negative delay: Store previous data according go to the set delay.
Example: Sampling at 10 ms with a –30 ms delay time yields –30 × 10 =
300 ms, so data 300 ms before the trigger will be stored.
Description
Online Edit Disable Bit enabled.
Setting range
Section 5-3
155

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents