Interrupt Response Times; Input Interrupt Tasks - Omron CP1L-EL20DR-D Operation Manual

Computing the Cycle Time
2-7-8

Interrupt Response Times

Input Interrupt Tasks

Note
(Interrupt signal retrieval)
Interrupt task execution
Cyclic task execution
(main program)
68
The interrupt response time for I/O interrupt tasks is the time taken from when
a built-in input has turned ON (or OFF) until the I/O interrupt task has actually
been executed. The length of the interrupt response time for I/O interrupt
tasks depends on the following conditions. (About 0.3ms)
Item
Hardware response
Software interrupt
response
(1) The wait time occurs when there is competition with other interrupts. As
a guideline, the wait time will be 6 to 169 μs.
(2) I/O interrupt tasks can be executed during execution of the user program
(even while an instruction is being executed by stopping the execution of
an instruction), I/O refresh, peripheral servicing, or overseeing. The inter-
rupt response time is not affected by which of the above processing op-
erations during which the interrupt inputs turns ON. I/O interrupts,
however, are not executed during execution of other interrupt tasks even
if the I/O interrupt conditions are satisfied. Instead, the I/O interrupts are
executed in order of priority after the current interrupt task has completed
execution and the software interrupt response time has elapsed.
The interrupt response time of input interrupt tasks is calculated as follows:
Interrupt response time = Input ON delay + Software interrupt response time
Input
Input ON delay
Software interrupt response time
Input interrupt task
response time
The time from completing the ladder program in the input
interrupt task until returning to cyclic task execution is 60 μs.
Interrupt response time
Rise time: 50 μs
Fall time: 50 μs
Minimum: 134 μs
Maximum: 234 μs + Wait
time (See note 1.)
Return time from
Ladder program
input interrupt task
execution time
Section 2-7
Counter interrupts
---
---
Minimum: 236 μs
Maximum: 336 μs + Wait time
(See note1.)
Next interrupt signal
can be accepted.