Mitsubishi Q00JCPU User Manual page 83

Q series, logic
Hide thumbs Also See for Q00JCPU:
Table of Contents

Advertisement

3
SEQUENCE PROGRAM CONFIGURATION AND
EXECUTION CONDITIONS
Basic
Note3.11
Remark
Note11s
Basic
When using the Basic model QCPU, data inconsistency may be occurred in argument unit.
Note3.11
2) Disable interrupt with DI instruction
Disable the instructions that may cause inconvenience for the main routine
program with the DI instruction.
During access to the device of the corresponding argument of the instruction,
however, the interrupt program will not be inserted and therefore data
inconsistency will not occur in argument units.
(e) When interrupt occurs during network refresh
When an interrupt occurs during network refresh, network refresh is suspended
and an interrupt program is executed.
Even if the cyclic data block has been guaranteed for each station in the
MELSECNET/H network system, it is not available when the device set as a
refresh target is used in the interrupt program.
In the interrupt program, do not use the device set as the network refresh target.
Interrupt factor
Interrupt program
execution
Network refresh
execution
Diagram 3.15 When interrupt occurs during network refresh
Refer to the following manual for the block guarantee of cyclic data per station.
Q Corresponding MELSECNET/H Network System Reference Manual
(f) Interrupt during END processing
When an interrupt factor occurs during constant scan execution and during the
wait time in the END processing, the interrupt program corresponding to the
interrupt factor is executed.
10ms
10ms
3.1 Sequence Program
3.1.3 Interrupt programs
Note3.11
Note11
10ms
10ms
Network refresh is suspended and
interrupt program is executed.
3
1
2
3
4
5
6
7
8
- 18

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents