IBM PowerPC 405GP User Manual page 653

Embedded processor
Table of Contents

Advertisement

twle 24-191
twlei 24-194
twlgei 24-194
twlgt 24-191
twlgti 24-194
twlle 24-192
twllei 24-194
twllt 24-192
twllti 24-194
twlng 24-192
twlngi 24-194
twlnl 24-192
twlnli 24-195
twit 24-192
twlti 24-195
twne 24-192
twnei 24-195
twng 24-192
twngi 24-195
twnl 24-192
twnli 24-195
extended mnemonics for
tlbre 24-189
external bus controller. See EBC
external bus master 16-17
arbitration 16-17
interface 16-17
external interrupts
programming note 10-38
register settings 10-39
extlwi 24-148
extlwi. 24-148
extrwi 24-148
extrwi. 24-148
extsb 24-63
extsb. 24-63
F
features
DCU 4-1
ICU 4-1
fetcher, improved performance of 4-3
FIFO 21-15
FI FO control register 21-7
FIFO operation
interrupt mode 21-15
polled mode 21-16
FIT 11-5
FIT (fixed interval timer)
interrupts, causes 10-42
interrupts, register settings 10-42
fixed interval timer 11-5
fixed interval timer. See FIT
Fixed Point Exception Register. See XER
G
general interrupt handling registers, listed 10-27
general purpose registers. See GPRs
GPIOO_IR 25-90
GPIOO_IRO 23-1
GPIOO_ODR 25-91
GPIOO_OR 25-92
x-a
PPC405GP User's Manual
GPIOO_ TCR 25-93
GPRO-GPR31
25-94
GPRs (general purpose registers)
interrupt control instructions 3-52
overview 3-6
summary 1-10
guarded (G) storage attribute
controlled by SGR 6-19
preventing speculative accesses 3-37
virtual mode 6-6
I storage attribute. See caching inhibited (I) storage
attribute
IAC1-IAC4 25-67, 25-95
IAC1-IAC4 12-14
icbi 24-65
data storage interrupts 6-16
function 4-9
icbt 24-66
data storage interrupts 6-16
function 4-9-
iccci 24-67
function 4-9
when use not recommended 6-16
ICCR 25-96
ICCR (Instruction Cache Cachability Register)
controlling the I storage attribute 6-19
controls cachability 4-4
ICDBCR (Instruction Cache Debug Control Register).
programming note 4-15
ICDBDR 25-98
ICDBDR (Instruction Cache Debug Data Register)
illustrated 4-14, 25-98
icread 24-68
controlled by CCRO 4-11
function 4-9
programming note 4-15
ICU (instruction cache unit)
cachability control 4-4
cache line fills 4-3
coherency 4-5
features 4-1
instruction flow, illustrated 4-3
instructions 4-9
least-recently-used (LRU) policy 4-2
organization 4-2
synchronization 4-5
synonyms 4-4
IIC 22-1
IICO_CLKDIV 25-99
IICO_CNTL 25-100
IICO_DIRECTCNTL 25-101
IICO_EXTSTS 25-102
IICO_HMADR 25-104
IICO_HSADR 25-105
IICO_INTRMSK 25-106
IICO_LMADR 25-107
IICO_LSADR 25-108
IICO_MDBUF 25-109
IICO_MDCNTL 25-110
IICO_SDBUF 25-111
Preliminary

Advertisement

Table of Contents
loading

Table of Contents