Table 16. Interrupt Mapping - STMicroelectronics ST72361 Auto Series Manual

ST72361xx-Auto
Table 16. Interrupt mapping
Source
N°
block
RESET Reset
TRAP Software interrupt
0 TLI External top level interrupt
1 MCC/RTC Main clock controller time base interrupt
2 ei0/AWUFH External interrupt ei0/ Auto wake-up from Halt
External interrupt ei1/Auxiliary Voltage
3 ei1/AVD
Detector
4 ei2 External interrupt ei2
5 ei3 External interrupt ei3
6
7
8 SPI SPI peripheral interrupts
9 TIMER8 8-bit TIMER peripheral interrupts
10 TIMER16 16-bit TIMER peripheral interrupts
11 LINSCI2 LINSCI2 Peripheral interrupts
LINSCI1 Peripheral interrupts (LIN
12 LINSCI1
Master/Slave)
13 PWM ART 8-bit PWM ART interrupts
1. Valid for HALT and ACTIVE HALT modes except for the MCC/RTC interrupt source which exits from ACTIVE HALT mode
only.
2. Except AVD interrupt.
Description
not used
not used
Doc ID 12468 Rev 3
Exit
Register Priority
from
label order
Halt
yes
N/A
EICR yes
MCCSR yes
EICR/AW
UCSR
EICR/
SICSR
Highest
yes
Priority
EICR
EICR
SPICSR yes
T8_TCR1
Lowest
TCR1
Priority
SCI2CR1
SCI1CR1
PWMCR yes
Interrupts
Address
vector
(1)
FFFEh-
FFFFh
FFFCh-
no
FFFDh
FFFAh-
FFFBh
FFF8h-FFF9h
FFF6h-FFF7h
FFF4h-FFF5h
(2)
FFF2h-FFF3h
FFF0h-FFF1h
FFEEh-
FFEFh
FFECh-
FFEDh
FFEAh-
FFEBh
FFE8h-
no
FFE9h
FFE6h-
no
FFE7h
FFE4h-
no
FFE5h
FFE2h-
no
FFE3h
FFE0h-
FFE1h
55/279