STMicroelectronics ST72361 Auto Series Manual page 263

ST72361xx-Auto
Table 119. OSCRANGE selection (continued)
MS
HS
OPT1 = reserved
OPT0 = RSTC RESET clock cycle selection
This option bit selects the number of CPU cycles inserted during the RESET phase and
when exiting HALT mode. For resonator oscillators, it is advised to select 4096 due to the
long crystal stabilization time.
0: reset phase with 4096 CPU cycles
1: reset phase with 256 CPU cycles
Typical frequency range
4~8 MHz
8~16 MHz
Doc ID 12468 Rev 3
Device configuration and ordering information
OSCRANGE
1 0
0
1
1
263/279