Agilent Technologies HP 1660E Series User Manual page 310

Logic analyzers
Table of Contents

Advertisement

Logic Analyzer Reference
The Analyzer Format Menu
Transitional full-channel 125 MHz
The total memory depth is 4 K per channel with 34 channels per pod
pair. Data is sampled for new transitions as often as every 8 ns.
Transitional half-channel 250 MHz
The total memory depth is 8 K with 17 channels on one pod.The pod
used within the pod pair is selectable. Data is sampled for new
transitions as often as every 4 ns.
Glitch Acquisition Mode
A glitch is defined as a pulse with a minimum width of 3.5 ns and a
maximum width of the sample period. In Glitch Acquisition mode, the
timing analyzer samples data at regular intervals as it does in
Conventional Acquisition mode, but it also looks for a rising and a
falling edge occurring between samples. Every sample is stored. When
an edge pair is detected in the sample period, a vertical dashed line is
displayed.
Glitch half-channel 125 MHz
In Glitch mode, the total memory depth is split between data storage
and glitch storage. Data acquisition memory depth is 2 K per channel.
Glitch storage is 2 K per channel. Data is sampled for new transitions
every 8 ns, or with every sample period if it is larger.
310

Advertisement

Table of Contents
loading

This manual is also suitable for:

Hp 1660es seriesHp 1660ep series1670e series

Table of Contents