Table of Contents
Advertisement
19.6.3
Bus Timing
Bus timing is shown as follows:
• Basic bus cycle: two-state access
Figure 19.7 shows the timing of the external two-state access cycle.
• Basic bus cycle: three-state access
Figure 19.8 shows the timing of the external three-state access cycle.
• Basic bus cycle: three-state access with one wait state
Figure 19.9 shows the timing of the external three-state access cycle with one wait state
inserted.
• Bus-release mode timing
Figure 19.10 shows the bus-release mode timing.
474
Advertisement
Table of Contents
