S1D13504 Hardware Configuration - Epson S1D13504 Technical Manual

Color graphics lcd/crt controller
Hide thumbs Also See for S1D13504:
Table of Contents

Advertisement

Epson Research and Development
Vancouver Design Center

4.2 S1D13504 Hardware Configuration

S1D13504
Pin Name
MD0
MD1
MD2
MD3
MD4
MD5
MD3
0
0
0
0
1
Interfacing to the NEC VR4102™ Microprocessor
Issue Date: 01/02/02
The S1D13504 uses MD15 through MD0 to allow selection of the bus mode and other
configuration data on the rising edge of RESET#. For details on configuration, refer to the
S1D13504 Hardware Functional Specification, document number X19A-A-002-xx.
The tables below show only those configuration settings important to the PC Card host bus
interface.
Table 4-1: Summary of Power-On/Reset Options
value on this pin at rising edge of RESET# is used to configure: (1/0)
1
8-bit host bus interface
For host bus interface selection see Table 4-2, "Host Bus Interface Selection"
Little Endian
WAIT# is active high (1 = insert wait state) WAIT# is active low (0 = insert wait state)
= configuration for NEC VR4102 interface.
Table 4-2: Host Bus Interface Selection
MD2
MD1
0
0
0
1
1
0
1
1
x
x
= configuration for NEC VR4102 interface.
.
16-bit host bus interface
Big Endian
Host Bus Interface
SH-3 bus interface
MC68K bus 1 interface (e.g. MC68000)
MC68K bus 2 interface (e.g. MC68030)
Generic bus interface (e.g. MPC821, ISA bus interface)
Reserved
Page 13
0
S1D13504
X19A-G-007-07

Advertisement

Table of Contents
loading

Table of Contents