Pin Description; Host Interface; Table 5-1: Host Interface Pin Descriptions; Vancouver Design Center - Epson S1D13504 Technical Manual

Color graphics lcd/crt controller
Hide thumbs Also See for S1D13504:
Table of Contents

Advertisement

Page 22

5.4 Pin Description

Key:
I
=
Input
O
=
Output
IO
=
Bi-Directional (Input/Output)
P
=
Power pin
C
=
CMOS level input
CD
=
CMOS level input with pull-down resistor (typical values of 100K /180K at 5V/3.3V respectively)
CS
=
CMOS level Schmitt input
COx
=
CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
TSx
=
Tri-state CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
Tri-state CMOS output driver with pull-down resistor (typical values of 100K /180K at 5V/3.3V
TSxD
=
respectively), x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
CNx
=
CMOS low-noise output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)

5.4.1 Host Interface

Pin Name
Type
F00A
F01A
AB0
I
3
111-128
AB[20:1]
I
1, 2
DB[15:0]
IO
16-31
S1D13504
X19A-A-002-18

Table 5-1: Host Interface Pin Descriptions

Pin #
Reset =
Driver
0 Value
F02A
5
CS
Hi-Z
125-142
C
Hi-Z
3,4
18-33
C/TS2
Hi-Z
Description
This pin has multiple functions.
• For SH-3 mode, this pin inputs system address bit 0 (A0).
• For MC68K Bus 1, this pin inputs the lower data strobe (LDS#).
• For MC68K Bus 2, this pin inputs system address bit 0 (A0).
• For Generic Bus, this pin inputs system address bit 0 (A0).
See Table 5-9: "Host Bus Interface Pin Mapping," on page 32 for
summary.
System address bus bits [20:1].
System data bus. Unused data pins should be connected to IO
V
.
DD
• For SH-3 mode, these pins are connected to D[15:0].
• For MC68K Bus 1, these pins are connected to D[15:0].
• For MC68K Bus 2, these pins are connected to D[31:16] for 32-
bit devices (e.g. MC68030) or D[15:0] for 16-bit devices (e.g.
MC68340).
• For Generic Bus, these pins are connected to D[15:0].
See Table 5-9: "Host Bus Interface Pin Mapping," on page 32 for
summary.
Epson Research and Development

Vancouver Design Center

Hardware Functional Specification
Issue Date: 01/01/30

Advertisement

Table of Contents
loading

Table of Contents