Hardware Information; Layout Information - Epson S5U1C17564T2 Manual

Cmos 16-bit single chip ocontroller
Table of Contents

Advertisement

3.

Hardware Information

3.1

Layout information

The S5U1C17564T2 component layout is as shown in Figures 3.1 and 3.2.
Reset SW
(SW1)
Regulator
Enable/Disable
Select Jumper
(JP2)
Extension
Connector (J2)
(foot pattern
* 1 * 2
only
)
HVDD-IN
(J7)
*1: Connectors J1, J2, J3, and J4 are patterns only, and the actual connectors are provided together with the
product for mounting as necessary.
*2: The through-hole bore diameter is 0.85 mm.
S5U1C17564T2 Manual
(Rev. 1.0)
LVDD-IN
(J8)
Figure 3.1 S5U1C17564T2 component layout (upper side)
Seiko Epson Corporation
Extension
Connector (J3)
* 1 * 2
(foot pattern only
)
Extension
Connector (J1)
* 1 * 2
(foot pattern only
)
3. Hardware Information
Extension
Connector (J4)
(foot pattern only
S1C17564
(U1)
1 Pin
AVDD-IN
(J9)
* 1 * 2
)
3

Advertisement

Table of Contents
loading

Table of Contents