Intel 8XC196MC User Manual page 490

CCR1
The chip configuration 1 (CCR1) register enables the watchdog timer and selects the bus timing
mode. Two of its bits combine with three bits of CCR0 to control wait states and bus width.
7
1 1
Bit Bit
Number Mnemonic
7:6 1
5 0
4 1
3 WDE
2 BW1
†
The CCRs are loaded with the contents of the chip configuration bytes (CCBs) after reset, unless
the microcontroller is entering programming modes (see "Entering Programming Modes" on page
16-13), in which case the programming chip configuration bytes (PCCBs) are used. The CCBs
reside in nonvolatile memory at addresses 2018H (CCB0) and 201AH (CCB1).
0 1
To guarantee proper operation, write ones to these bits.
To guarantee proper operation, write zero to this bit.
To guarantee proper operation, write one to this bit.
Watchdog Timer Enable
Selects whether the watchdog timer is always enabled or enabled the
first time it is cleared.
0 = always enabled
1 = enabled first time it is cleared
Buswidth Control
This bit, along with the BW0 bit (CCR0.1), selects the bus width.
BW1 BW0
0 0 illegal
0 1 16-bit only
1 0 8-bit only
1 1 BUSWIDTH pin controlled
Get other manuals https://www.bkmanuals.com
WDE BW1
Function
REGISTERS
CCR1
†
no direct access
0
IRC2 0
C-13