Intel 8XC196MC User Manual page 294

The 8XC196MH provides the option of an internal-only reset or an internal reset that is also re-
flected externally (by the RESET# pin). The GEN_CON register controls whether an internal re-
set asserts the external RESET# signal and indicates the source of the most recent reset. Figure
13-8 describes the general configuration register, GEN_CON.
GEN_CON
(8XC196MH)
The GEN_CON register controls whether an internal reset asserts the external RESET# signal and
indicates the source of the most recent reset.
7
8XC196MH RSTS
Bit Bit
Number Mnemonic
7 RSTS
6:1 —
0 DRO
Figure 13-8. General Configuration Register (GEN_CON)
The following events will reset the device (see Figure 13-9):
•
an external device pulls the RESET# pin low
•
the CPU issues the reset (RST) instruction
•
the CPU issues an idle/powerdown (IDLPD) instruction with an illegal key operand
•
the watchdog timer (WDT) overflows
The following paragraphs describe each of these reset methods in more detail.
— — —
Reset source (read-only status bit)
0 = external reset (RESET# pin asserted)
1 = internal reset (watchdog overflow, illegal IDLPD key, or RST
instruction)
Reserved; for compatibility with future devices, write zeros to these bits.
Disable RESET# out
0 = an internal reset asserts the RESET# pin.
1 = an internal reset has no effect on the RESET# pin; the RESET# pin is
pulled high (inactive).
Get other manuals https://www.bkmanuals.com
MINIMUM HARDWARE CONSIDERATIONS
Address:
Reset State:
— —
Function
1FA0H
00H
0
— DR0
13-9