Analog Devices ADRV9001 User Manual page 3

Preliminary Technical Data
QEC ............................................................................................ 104
DDC ........................................................................................... 105
Frequency Offset Correction PFIR ........................................ 105
RSSI ............................................................................................ 105
Receive Data Chain API Programming ................................ 106
Transmitter/Receiver/Observation Receiver Signal Chain
Calibrations ................................................................................... 107
Initial Calibrations ................................................................... 107
Tracking Calibrations .............................................................. 116
Rx Gain Control ........................................................................... 120
Receiver Data Path ................................................................... 121
Gain Control Modes ................................................................ 123
Gain Control Detectors ........................................................... 131
AGC Clock and Gain Block Timing ..................................... 134
Analog Gain Control API Programming ............................. 135
Digital Gain Control and Interface Gain (Slicer) ................ 142
Digital Gain Control and Interface Gain API Programming
.................................................................................................... 145
Usage Recommendations ....................................................... 146
TES Configuration and Debug information ........................ 146
Rx Demodulator ........................................................................... 149
Rx Narrow-band Demodulator Subsystem .......................... 149
Normal IQ Output Mode ....................................................... 152
Frequency Deviation Output Mode ...................................... 153
API Programming.................................................................... 154
Power Saving and Monitor Mode .............................................. 156
Power-Down Modes ................................................................ 156
Power-Down/Power-up Channel in Calibrated State ........ 157
Dynamic Interframe Power Saving ....................................... 157
Monitor Mode .......................................................................... 159
Digital Predistortion .................................................................... 162
Background ............................................................................... 162
ADRV9001 DPD Function ..................................................... 162
ADRV9001 DPD Supported Waveforms ............................. 163
ADRV9001 DPD Performance .............................................. 164
DPD Configuration ................................................................. 165
Board Configuration ............................................................... 172
DPD API Programming .......................................................... 173
DPD Tuning and Testing ....................................................... 173
General-Purpose Input/Output and Interrupt Configuration
......................................................................................................... 176
Digital GPIO Operation .......................................................... 177
TX DCLK OUT ......................................................................... 180
Analog GPIO Operation .......................................................... 180
Interrupt ..................................................................................... 181
Auxiliary Converters and Temperature Sensor ........................ 183
Auxiliary DAC (AuxDAC) ...................................................... 183
Auxiliary ADC (AuxADC) ...................................................... 183
Temperature Sensor ................................................................. 184
RF Port Interface Information .................................................... 185
Transmit Ports: TX1± and TX2± ........................................... 185
Receive Ports: RX1A±, RX1B±, RX2A±, and RX2B± ......... 185
External LO Ports: LO1± and LO2± ...................................... 185
Device Clock Port: DEV_CLK1± ........................................... 185
RF Rx/Tx Ports Impedance Data ............................................ 185
General Receiver Port Interface .............................................. 188
General Transmitter Bias and Port Interface ........................ 189
Impedance Matching Network Examples ............................. 192
Receiver RF Port Impedance Matching Network ................ 192
Receiver RF Port Impedance Match Measurement Data .... 196
Transmitter RF Port Impedance Matching Network .......... 197
Transmitter RF Port Impedance Match Measurement Data
..................................................................................................... 199
External LO Port Impedance Matching Network ................ 200
External LO Impedance Match Measurement Data ............ 203
Connection for External Device Clock (DEV_CLK_IN) .... 204
DEV_CLK_IN Phase Noise Requirements ........................... 205
Connection for MultiChip Synchronization (MCS) input . 206
Printed Circuit Board Layout Recommendations.................... 207
PCB Material And Stack Up Selection ................................... 207
Fan-out and Trace Space Guidelines ..................................... 208
Component Placement and Routing Priorities .................... 209
RF and Data Port Transmission Line Layout ....................... 215
Isolation Techniques Used on the ADRV9001 Evaluation
Card ............................................................................................ 222
Power Supply Recommendations ............................................... 225
ADRV9001 Evaluation System ................................................... 226
Initial Setup ................................................................................ 226
Hardware Kit ............................................................................. 226
Hardware Operation ................................................................ 229
Transceiver Evaluation Software (TES) ................................. 230
Transmitter Operation ............................................................. 239
Receiver Operation ................................................................... 242
Time Division Duplexing (TDD) ........................................... 245
Rev. PrA | Page 3 of 253
UG-1828