Analog Devices ADRV9001 User Manual page 15

Preliminary Technical Data
Table 3. Constrains and Limitations in Single-Band 2T2R FDD Type Small-Cell Application
Functionality Constrains and Limitations
LO Generation In TDD type Small Cell application, ADRV9001 can use its internal LO to generate RF LO1 for both uplink and
downlink. It is also possible to use external LO inputs in this mode of operation. External LO1 operating at 2x RF LO
can be used for both uplink and downlink.
RF Front End For LO generation, ADRV9001 utilize internal VCO that generates square wave type signal. A square wave LO would
produce harmonics. For example: depending of RF matching used on the RF ports user 2nd LO harmonic can be as
high as -50dBc and 3rd harmonic can be as high as -9 dBc. Therefore the RF filtering on the Rx and Tx path must
ensure that signals at the LO harmonic frequencies (up to 9th in some cases) are not affecting overall system
performance.
The DPD functionality can be utilized in the 2R2T TDD mode. Maximum channel bandwidth that DPD can support is
DPD
limited by ADRV9001 RF bandwidth divided by 3 or by 5. The DPD operation can be performed by ADRV9001 or
observation receiver data can be sent to the baseband processor via the receiver data port during transmit operation.
The receiver path used during DPD operation to perform transmitter observation is also used by the transmitter
tracking calibrations. In case of external DPD, the user must ensure that access to the receiver path during transmit
slots is time-shared between DPD operation and transmitter calibrations.
Calibrations During Rx initialization sequence user needs to ensure that there are no signals present at the Rx input (external LNA
should be disabled) and appropriate termination should be present at LNA output to avoid reflections of Rx
calibration tones. Maximum input signal amplitude should not exceed -82 dBm/MHz for wideband modes, TBD
dBm/MHz for narrowband modes. During Tx initialization sequence user needs to ensure that Power Amplifier is
power down to avoid unwanted emission of Tx calibration tones at the antenna.
ADRV9001 needs to access Rx datapath during Tx time slots for Tx tracking calibration to operate. If user use Tx
observation path with DPD functionality performed by baseband processor then access to the Rx datapath during Tx
slots need to be time-shared between DPD operation and Tx calibrations.
AGPIOs Analog GPIOs (operating at 1.8V level) can be used as read or write digital levels of in the end user system. AGPIOs can
be utilized to control states of external components or read back digital logic levels from external components.
DGPIOs Digital GPIOs can be used to perform real time monitoring of states of internal ADRV9001 blocks. Digital GPIOs
operating as inputs can allow user to control Rx gain, Tx attenuation, AGC operation and other elements of ADRV9001
TRx. Depending on the ADRV9001 operation up to 4 GPIOs may be utilized by data port interface.
AuxADC AuxADC can be used to monitor analog voltage (e.g. temperature sensor). Maximum AuxADC input voltage can not
exceed 0.9V.
AuxDAC AuxDAC can be used to: control VCXO responsible for generating ADRV9001 Device clock, generate pre-configured
ramp up/down signal that can be used to control power amplifier bias, control any circuitry that requires analog
control voltage up to 1.8V.
DEV_CLK_OUT ADRV9001 provides divided down version of DEV_CLK reference clock input signal on the DEV_CLK_OUT output. This
output is intended to provide reference clock signal to the digital components in the overall system. This output can
be configured to be active after power up and before ADRV9001 configuration stage.
Multichip Sync If there is no need for multichip synchronization, ADRV9001 can be initialized using API functions only.
Rev. PrA | Page 15 of 253
UG-1828