Texas Instruments TMS570LC4357 Technical Reference Manual page 42

17-47. RTI Compare 0 Clear Register (RTICMP0CLR) [offset = B0h]
17-48. RTI Compare 1 Clear Register (RTICMP1CLR) [offset = B4h]
17-49. RTI Compare 2 Clear Register (RTICMP2CLR) [offset = B8h]
17-50. RTI Compare 3 Clear Register (RTICMP3CLR) [offset = BCh]
18-1. CRC Controller Block Diagram For One Channel
18-2. Linear Feedback Shift Register (LFSR)
18-3. AUTO Mode Using Hardware Timer Trigger
18-4. AUTO Mode With Software CPU Trigger
18-5. Semi-CPU Mode With Hardware Timer Trigger
18-6. Timeout Example 1
18-7. Timeout Example 2
18-8. Timeout Example 3
18-9. CRC Global Control Register 0 (CRC_CTRL0) [offset = 00h]
18-10. CRC Global Control Register 1 (CRC_CTRL1) [offset = 08h]
18-11. CRC Global Control Register 2 (CRC_CTRL2) [offset = 10h]
18-12. CRC Interrupt Enable Set Register (CRC_INTS) [offset = 18h]
18-13. CRC Interrupt Enable Reset Register (CRC_INTR) [offset = 20h]
18-14. CRC Interrupt Status Register (CRC_STATUS) [offset = 28h]
18-15. CRC Interrupt Offset (CRC_INT_OFFSET_REG) [offset = 30h]
18-16. CRC Busy Register (CRC_BUSY) [offset = 38h]
18-17. CRC Pattern Counter Preload Register 1 (CRC_PCOUNT_REG1) [offset = 40h]
18-18. CRC Sector Counter Preload Register 1 (CRC_SCOUNT_REG1) [offset = 44h]
18-19. CRC Current Sector Preload Register 1 (CRC_CURSEC_REG1) [offset = 48h]
18-20. CRC Channel 1 Watchdog Timeout Preload Register A (CRC_WDTOPLD1) [offset = 4Ch]
18-21. CRC Channel 1 Block Complete Timeout Preload Register B (CRC_BCTOPLD1) [offset = 50h]
18-22. Channel 1 PSA Signature Low Register (PSA_SIGREGL1) [offset = 60h]
18-23. Channel 1 PSA Signature High Register (PSA_SIGREGH1) [offset = 64h]
18-24. Channel 1 CRC Value Low Register (CRC_REGL1) [offset = 68h]
18-25. Channel 1 CRC Value High Register (CRC_REGH1) [offset = 6Ch]
18-26. Channel 1 PSA Sector Signature Low Register (PSA_SECSIGREGL1) [offset = 70h]
18-27. Channel 1 PSA Sector Signature High Register (PSA_SECSIGREGH1) [offset = 74h]
18-28. Channel 1 Raw Data Low Register (RAW_DATAREGL1) [offset = 78h]
18-29. Channel 1 Raw Data High Register (RAW_DATAREGH1) [offset = 7Ch]
18-30. CRC Pattern Counter Preload Register 2 (CRC_PCOUNT_REG2) [offset = 80h]
18-31. CRC Sector Counter Preload Register 2 (CRC_SCOUNT_REG2) [offset = 84h]
18-32. CRC Current Sector Register 2 (CRC_CURSEC_REG2) [offset = 88h]
18-33. CRC Channel 2 Watchdog Timeout Preload Register A (CRC_WDTOPLD2) [offset = 8Ch]
18-34. CRC Channel 2 Block Complete Timeout Preload Register B (CRC_BCTOPLD2) [offset = 90h]
18-35. Channel 2 PSA Signature Low Register (PSA_SIGREGL2) [offset = A0h]
18-36. Channel 2 PSA Signature High Register (PSA_SIGREGH2) [offset = A4h]
18-37. Channel 2 CRC Value Low Register (CRC_REGL2) [offset = A8h]
18-38. Channel 2 CRC Value High Register (CRC_REGH2) [offset = ACh]
18-39. Channel 2 PSA Sector Signature Low Register (PSA_SECSIGREGL2) [offset = B0h]
18-40. Channel 2 PSA Sector Signature High Register (PSA_SECSIGREGH2) [offset = B4h]
18-41. Channel 2 Raw Data Low Register (RAW_DATAREGL2) [offset = B8h]
18-42. Channel 2 Raw Data High Register (RAW_DATAREGH2) [offset = BCh]
19-1. Block Diagram of Dual VIM for Safety Support
19-2. Device Level Interrupt Block Diagram
19-3. VIM Interrupt Handling Block Diagram
42
List of Figures
................................................................................
..........................................................................
..............................................................................
......................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................
.................................................................................
.................................................................................
Copyright © 2018, Texas Instruments Incorporated
.....................................................
.....................................................
.....................................................
....................................................
....................................................................
......................................................
......................................................
......................................................
....................................................
.................................................
.....................................................
...................................................
.....................................................................
.......................................
......................................
................................................
..............................................
..........................................
........................................
..........................................
.......................................
......................................
...............................................
..............................................
.........................................
........................................
www.ti.com
..............................
...............................
................................
..................
.............
.........................
........................
..............................
...............................
..................
.............
.........................
........................
SPNU563A – March 2018
Submit Documentation Feedback
623
623
624
624
627
629
632
632
633
635
636
636
642
642
643
644
646
648
650
651
651
652
652
653
653
654
654
654
655
655
655
656
656
656
657
657
658
658
659
659
659
660
660
660
661
661
664
665
668