Texas Instruments TMS570LC4357 Technical Reference Manual page 757

www.ti.com
20.3.1.48 LFSB Interrupt Channel Offset Register (LFSBOFFSET)
Figure 20-65. LFSB Interrupt Channel Offset Register (LFSBOFFSET) [offset = 164h]
31
15
Reserved
LEGEND: R = Read only; -n = value after reset
Table 20-55. LFSB Interrupt Channel Offset Register (LFSBOFFSET) Field Descriptions
Bit Field Value
31-16 Reserved 0
7-6 sbz 0
5-0 LFSB
0
1h
:
20h
21h-
3Fh
SPNU563A – March 2018
Submit Documentation Feedback
R-0
Description
Reads return 0. Writes have no effect.
These bits should always be programmed as zero.
Channel causing LFS interrupt Group B. These bits contain the channel number of the pending interrupt
for Group B if the corresponding interrupt enable is set.
Note: Reading this location clears the corresponding interrupt pending flag (see
Section 20.3.1.39) with the highest priority.
No interrupt is pending.
Channel 0 is causing the pending interrupt Group B.
:
Channel 31 is causing the pending interrupt Group B.
Reserved
Copyright © 2018, Texas Instruments Incorporated
Reserved
R-0
8 7 6 5
sbz sbz
R-0 R-0
Direct Memory Access Controller (DMA) Module
Control Registers and Control Packets
LFSB
R-0
16
0
757