Kick_Reg0: Kicker Register; Kick_Reg1: Kicker Register 1 - Texas Instruments TMS570LC4357 Technical Reference Manual

IOMM Registers

6.7.3 KICK_REG0: Kicker Register 0

This register forms the first part of the unlock sequence for being able to update the I/O multiplexing
control registers (PINMMRnn).
31
15
LEGEND: R/W = Read/Write; -n = value after reset
Bit Field Description
31-0 KICK0 Kicker 0 Register. The value 83E7 0B13h must be written to KICK0 as part of the process to unlock the CPU
write access to the PINMMRnn registers.

6.7.4 KICK_REG1: Kicker Register 1

This register forms the second part of the unlock sequence for being able to update the I/O multiplexing
control registers (PINMMRnn).
31
15
LEGEND: R/W = Read/Write; -n = value after reset
Bit Field Description
31-0 KICK1 Kicker 1 Register. The value 95A4 F1E0h must be written to the KICK1 as part of the process to unlock the
CPU write access to the PINMMRnn registers.
330
I/O Multiplexing and Control Module (IOMM)
Figure 6-12. KICK_REG0: Kicker Register 0 (Offset = 38h)
KICK0
R/W-0
KICK0
R/W-0
Table 6-15. Kicker Register 0 Field Descriptions
Figure 6-13. KICK_REG1: Kicker Register 1 (Offset = 3Ch)
KICK1
R/W-0
KICK1
R/W-0
Table 6-16. Kicker Register 1 Field Descriptions
Copyright © 2018, Texas Instruments Incorporated
www.ti.com
16
0
16
0
SPNU563A – March 2018
Submit Documentation Feedback