Chapter 3: Digital Design Considerations; List Of Available Ports; Gt_Infiniband, And Gt_Xaui Primitive Ports - Xilinx RocketIO User Manual

Hide thumbs Also See for RocketIO:
Table of Contents

Advertisement

R
Digital Design Considerations

List of Available Ports

The RocketIO transceiver primitives contain 50 ports, with the exception of the 46-port
GT_ETHERNET and GT_FIBRE_CHAN primitives. The differential serial data ports
(RXN, RXP, TXN, and TXP) are connected directly to external pads; the remaining 46 ports
are all accessible from the FPGA logic (42 ports for GT_ETHERNET and
GT_FIBRE_CHAN).
Table 3-1
Table 3-1: GT_CUSTOM

GT_INFINIBAND, and GT_XAUI Primitive Ports

Port
BREFCLK(5)
BREFCLK2(5)
(2)
CHBONDDONE
(2)
CHBONDI
(2)
CHBONDO
CONFIGENABLE
CONFIGIN
CONFIGOUT
(2)
ENCHANSYNC
ENMCOMMAALIGN
ENPCOMMAALIGN
LOOPBACK
UG024 (v1.5) October 16, 2002
RocketIO™ Transceiver User Guide
contains the port descriptions of all primitives.
(1)
, GT_AURORA, GT_FIBRE_CHAN
Port
I/O
Size
I
1
This high quality reference clock uses dedicated routing to improve jitter
for serial speeds 2.5 Gb/s or greater.
I
1
Alternative to BREFCLK.
O
1
Indicates a receiver has successfully completed channel bonding when
asserted High.
I
4
The channel bonding control that is used only by "slaves" which is driven
by a transceiver's CHBONDO port.
O
4
Channel bonding control that passes channel bonding and clock correction
control to other transceivers.
I
1
Reconfiguration enable input (unused)
I
1
Data input for reconfiguring transceiver (unused)
O
1
Data output for configuration readback (unused)
I
1
Comes from the core to the transceiver and enables the transceiver to
perform channel bonding
I
1
Selects realignment of incoming serial bitstream on minus-comma. High
realigns serial bitstream byte boundary when minus-comma is detected.
I
1
Selects realignment of incoming serial bitstream on plus-comma. High
realigns serial bitstream byte boundary when plus-comma is detected.
I
2
Selects the two loopback test modes. Bit 1 is for serial loopback and bit 0 is
for internal parallel loopback.
(2)
, GT_ETHERNET
Definition
www.xilinx.com
1-800-255-7778
Chapter 3
(2)
,
25

Advertisement

Table of Contents
loading

Table of Contents