Arbitration Phase-Related Signals - Motorola MPC823e Reference Manual

Table 13-3 lists the patterns of the data transfer for write cycles when accesses are initiated
by the MPC823e.
Table 13-3. Data Bus Contents for Write Cycles
TRANSFER TSIZE
SIZE [0:1]
Byte 0
0
0
0
Half-Word 1
1
Word 0
NOTE: — Denotes that a byte is not required during that write cycle.

13.4.6 Arbitration Phase-Related Signals

The external bus design provides for a single bus master, either the MPC823e or an external
device. One or more of the external devices on the bus has the capability of becoming bus
master for the external bus. Bus arbitration may be handled either by an external central bus
arbiter or by the internal on-chip arbiter. In the latter case, the system is optimized for one
external bus master besides the MPC823e. The arbitration configuration (external or
internal) is set at system reset. See Section 15.6 External Master Support for more
information.
Each bus master must have BR, BG, and BB signals. The device that needs the bus asserts
the BR signal. The device then waits for the arbiter to assert the BG signal. In addition, the
new master must look at the BB signal to ensure that no other master is driving the bus
before it can assert BB and assume ownership of the bus. If the arbiter has taken the BG
away from the master and the master wants to execute a new cycle, the master must
rearbitrate before a new cycle can be initiated. The MPC823e, however, guarantees data
coherency for burst accesses to a small port size. This means that the MPC823e will not
release the bus until the transactions (atomic) complete.
MOTOROLA
INTERNAL EXTERNAL DATA BUS PATTERN
ADDRESS
A30 A31 D0–D7
1 0 0 OP0
1 0 1 OP1
1 1 0 OP2
1 1 1 OP3
0 0 0 OP0
0 1 0 OP2
0 0 0 OP0
MPC823e REFERENCE MANUAL
External Bus Interface
D8–D15 D16–D23 D24–D31
— —
OP1 —
— OP2
OP3 — OP3
OP1 —
OP3 OP2 OP3
OP1 OP2 OP3
—
—
—
—
13-27