Location Monitor Upper Base Address Register - Motorola MVME2400 Series Programmer's Reference Manual

Vme processor module
Hide thumbs Also See for MVME2400 Series:
Table of Contents

Advertisement

Board Description and Memory Maps
1

Location Monitor Upper Base Address Register

The Location Monitor Upper Base Address Register is an 8-bit register
located at ISA I/O address x1002. The Universe II ASIC is programmed
so that this register can be accessed from the VMEbus to provide VMEbus
location monitor function.
REG
BIT
SD7
FIELD
VA15
OPER
RESET
0
1-30
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
SIG1 SIG1 status bit. This bit can only be set by the SET_LM1
control bit. It can only be cleared by a reset or by writing a 1 to the
CLR_LM1 control bit.
SIG0 SIG0 status bit. This bit can only be set by the SET_LM0
control bit. It can only be cleared by a reset or by writing a 1 to the
CLR_LM0 control bit.
LM1 LM1 status bit. This bit can be set by either the location monitor
function or the SET_LM1 control bit. LM1 correspond to offset 3 from
the location monitor base address. This bit can only be cleared by a
reset or by writing a 1 to the CLR_LM1 control bit.
LM0 LM0 status bit. This bit can be set by either the location monitor
function or the SET_LM0 control bit. LM0 correspond to offset 1 from
the location monitor base address. This bit can only be cleared by a
reset or by writing a 1 to the CLR_LM0 control bit.
Location Monitor Upper Base Address Register - Offset $1002
SD6
SD5
SD4
VA14
VA13
VA12
0
0
0
VA[15:8]Upper Base Address for the location monitor function.
SD3
SD2
SD1
VA11
VA10
VA9
R/W
0
0
Computer Group Literature Center Web Site
SD0
VA8
0
0

Advertisement

Table of Contents
loading

Table of Contents