Table 1-6. Phb Register Values For Prep Memory Map - Motorola MVME2400 Series Programmer's Reference Manual

Vme processor module
Hide thumbs Also See for MVME2400 Series:
Table of Contents

Advertisement

control bit is set, then this address range maps to ROM/FLASH
Bank B.
5. This range can be mapped to the VMEbus by programming the
Universe II ASIC accordingly.
6. The only method to generate a PCI Interrupt Acknowledge cycle
(8259 IACK) is to perform a read access to the PHB's PIACK
register at 0xFEFF0030.
The following table shows the programmed values for the associated PHB
registers for the processor PREP memory map.

Table 1-6. PHB Register Values for PREP Memory Map

Address
FEFF 0040
FEFF 0044
FEFF 0048
FEFF 004C
FEFF 0050
FEFF 0054
FEFF 0058
FEFF 005C
PCI Configuration Access
PCI Configuration accesses are accomplished via the CONFIG_ADD and
CONFIG_DAT registers. These two registers are implemented by the PHB
portion of the Hawk ASIC. In the CHRP memory map example, the
CONFIG_ADD and CONFIG_DAT registers are located at 0xFE000CF8
and 0xFE000CFC, respectively. With the PREP memory map, the
CONFIG_ADD register and the CONFIG_DAT register are located at
0x80000CF8 and 0x80000CFC, respectively.
http://www.motorola.com/computer/literature
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
Register Name
Register Value
MSADD0
C000 FCFF
MSOFF0 & MSATT0
4000 00C2
MSADD1
0000 0000
MSOFF1 & MSATT1
0000 0002
MSADD2
0000 0000
MSOFF2 & MSATT2
0000 0002
MSADD3
8000 BFFF
MSOFF3 & MSATT3
8000 00C0
Programming Model
1-11
1

Advertisement

Table of Contents
loading

Table of Contents